# FX589 GMSK Modem Application Notes

## Introduction
This application note is to be read in conjunction with the current FX589 Data Sheet. This document is issued to clarify points in currently published documents and to present new information that will enable the user to easily understand and implement this GMSK product.

## Contents

<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Transmission by FM Radio</td>
<td>2</td>
</tr>
<tr>
<td>Gaussian Filtered Minimum Shift Keying (GMSK)</td>
<td>2</td>
</tr>
<tr>
<td>GMSK in FM Radio</td>
<td>2</td>
</tr>
<tr>
<td>Implementation of GMSK using the FX589</td>
<td>4</td>
</tr>
<tr>
<td>Bitrate, BT and Bandwidth</td>
<td>4</td>
</tr>
<tr>
<td>Data Formats</td>
<td>4</td>
</tr>
<tr>
<td>Coupling of Rx and Tx Signals</td>
<td>4</td>
</tr>
<tr>
<td>Baseband and RF Bandwidth</td>
<td>5</td>
</tr>
<tr>
<td>Intersymbol Interference</td>
<td>6</td>
</tr>
<tr>
<td>FM Modulator, Demodulator and IF Performance</td>
<td>7</td>
</tr>
<tr>
<td>The EYE Pattern</td>
<td>7</td>
</tr>
<tr>
<td>Example Rx EYE Patterns</td>
<td>8</td>
</tr>
<tr>
<td>Data Sequencing</td>
<td>10</td>
</tr>
<tr>
<td>Data Randomizing (Scrambling)</td>
<td>11</td>
</tr>
<tr>
<td>Data Coding</td>
<td>11</td>
</tr>
<tr>
<td>Rx ‘Acquisition’ and ‘Hold’ Modes</td>
<td>12</td>
</tr>
<tr>
<td>Rx Acquire Sequences</td>
<td>13</td>
</tr>
<tr>
<td>‘RxHold’ Input</td>
<td>14</td>
</tr>
<tr>
<td>Interleaving on Systems with Forward Error Correction (FEC)</td>
<td>15</td>
</tr>
<tr>
<td>Alternative Data Rates</td>
<td>16</td>
</tr>
</tbody>
</table>
Data Transmission by FM Radio

The simplest method of sending data over FM radio is to shift the RF carrier frequency in one direction to represent a logic ‘1’ and in the other direction for a logic ‘0’. This direct method is known as Frequency Shift Keying (FSK); FSK can be successful but results in a very wide transmission bandwidth requirement.

To reduce the transmission bandwidth required input data may be pre-filtered prior to modulation using a specific form of lowpass filtering. One effective method is Gaussian Filtered Minimum Shift Keying (GMSK). Figure 4 is a comparison of the bandwidth requirements of direct FSK and Gaussian filtered data.

Gaussian Filtered Minimum Shift Keying (GMSK)

GMSK is a method of data modulation for sending high speed data in narrow band FM radio channels. In its simplest form GMSK involves passing a digital bitstream through a Gaussian filter before applying it to the input of a frequency modulator.

A Gaussian filter is a lowpass element which when excited by an impulse at its input, gives a Gaussian shaped output response.

GMSK in FM Radio

In an FM radio system using a GMSK modem the data flow is as shown below:
GMSK

The diagram below shows GMSK filter outputs for a logic input of “1 0 0 0 1 0 0 0”. Note that a filter delay is present and that the individual output pulse spreads across more than one bit-period.

True GMSK transmission, in radio, is achieved when the ‘data’ output of the Gaussian filter is passed through an FM modulator having a continuous phase response, with the peak deviation being set to half of the applied bit rate.

\[ \text{Max deviation (Hz)} = \frac{\text{Data Rate}}{2} \]

For example, \( \text{DEV}_{\text{MAX}} = 2\text{kHz} \) for a data rate of 4kbits/sec.

Figs. 4a/b Spectral Comparison of FSK and Gaussian MSK Requirements
FX589 GMSK Modem Application Notes ......

Implementation of GMSK using the FX589

GMSK, as a form of modulation for high-speed data transfer is relatively simple to implement as long as careful attention is paid to several points:

Bitrate, BT and Bandwidth
The maximum data rate that can be transmitted over a radio channel depends on -
- Channel spacing
- Allowable adjacent channel interference
- Tx filter bandwidth (BT)
- Peak carrier deviation (Modulation Index)
- Tx and Rx carrier frequency accuracies
- Modulator and Demodulator linearity
- Rx IF filter frequency and phase characteristics
- Use of error correction techniques
- Acceptable error-rate

Data Formats
The receive section of the FX589 gives the lowest bit error rate with data which has a reasonably ‘random’ structure --the data should contain approximately the same number of ‘ones’ as ‘zeros’ with no long sequences of consecutive ‘ones’ or ‘zeros’.

Coupling of Rx and Tx Signals
Ideally, the Rx demodulator should be dc coupled to the FX589 ‘Rx Signal In’ pin (with a dc bias added to centre the signal around $V_{bias} = V_{DD/2}$ ), however ac coupling can be used provided that -
- The 3 dB cut-off frequency is 20Hz (at 8kb/s) or below (i.e. a 0.1uF capacitor in series with 100kΩ)
- The cut-off frequency requirement changes proportionally with the applied data rate.
- The data does not contain long sequences (in excess of 100 bits) of consecutive ones or zeroes.
- Sufficient time is allowed after a step change at the discriminator output (resulting from channel changing or the appearance of a rf carrier) for the voltage into the FX589 to settle before the ‘RxDCacq’ line is strobed.

In practical applications, it will usually be possible to arrange for any ac coupling between the FX589 Tx output and the frequency modulator to cut-off at a very low frequency such as 5.0Hz, but ac coupling between the receive discriminator and the input of the FX589 may need to have a shorter time constant to avoid problems with voltage steps at the output of the discriminator when changing channels or when the distant transmitter turns on.

For these reasons, as well as to maintain reasonable BER, the optimum -3dB cut-off frequencies are around 5Hz in the Tx path, 20Hz in Rx, at 8kb/s.

Figure 5 shows the typical static Bit-Error-Rate performance of the FX589 operating under nominal conditions (8kb/s, $V_{dd}=5.0V$, $T_{amb}=25^\circ C$, Tx BT=0.3) for various degrees of ac coupling at the Rx Input and the Tx Output.

![Fig.5 Typical Static Bit Error Rates](image-url)
FX589 GMSK Modem Application Notes

Baseband and RF Bandwidth

The required baseband bandwidth, and hence the RF bandwidth requirement of a GMSK system is principally determined by two factors: the data rate and the system filter’s response. The response characteristic with respect to an applied data rate is referred to as the system BT (bandwidth - data rate) factor.

The BT factor is the ratio of the -3dB point of the filter (-3dBf₀) and the applied data rate.

\[ BT = \frac{-3dBf_0}{Data\ Rate} \]

As can be seen from Figure 6, a lower BT figure (0.3) allows less high-frequency components and produces, theoretically, a narrower bandwidth requirement. However the interference caused by one bit symbol overlapping another (intersymbol interference) is increased (Figure 7).

The FX589 is capable, within the current specification, of operating to data rates of between 4kbits/s and 64kbit/s at a BT of 0.3 and 0.5; Table 1 provides a very rough guide to GMSK capabilities in narrow RF bandwidths. However the details of the relevant system specification should always be adhered to.

Figure 6 shows the FX589 Tx filter response at BT values of 0.3 and 0.5.

<table>
<thead>
<tr>
<th>BT Channel Bandwidth (kHz)</th>
<th>Data Rate Max. (bp/s)</th>
<th>BT Channel Bandwidth (kHz)</th>
<th>Data Rate Max. (bp/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5 12.5</td>
<td>4800</td>
<td>0.3 12.5</td>
<td>8000</td>
</tr>
<tr>
<td>0.5 25.0</td>
<td>9600</td>
<td>0.3 25.0</td>
<td>16000</td>
</tr>
<tr>
<td>0.5 50.0</td>
<td>19200</td>
<td>0.3 50.0</td>
<td>32000</td>
</tr>
<tr>
<td>0.5 100.0</td>
<td>3840</td>
<td>0.3 100.0</td>
<td>64000</td>
</tr>
</tbody>
</table>

Table 1 Typical GMSK/Bandwidth Capabilities

Fig.6 FX589 Tx Filter Response
Intersymbol Interference

This is the effect of one data bit overlapping the next due to the lowpass filtering. As this effect becomes more pronounced the receiving modem may have trouble deciding whether the bit is a ‘1’ or a ‘0’.

Figure 7 shows the output of the GMSK modem for an input of “1 1 0 1 1 1 1” with BT settings of 0.5 and 0.3; the increasing effect of intersymbol interference can be clearly seen.
FM Modulator, Demodulator and IF Performance

The EYE Pattern

The EYE pattern diagram is an oscilloscope-type trace of the baseband signal (at the input to the FM modulator or at the output of the FM discriminator). It is an indication of the condition of the signal and its path and therefore the FM modulator, demodulator, IF circuit and channel circuit performance.

The EYE diagram provides information about the following parameters of the signal and/or system:
- Channel signal/noise conditions
- Channel amplitude and phase responses

For optimum performance, the EYE pattern of the received signal applied to the FX589 for random transmitted data should be as close as possible to the examples given in Figure 9.

Of particular importance are general symmetry, cleanliness of the zero-crossings, and for a BT of 0.3, the relative amplitude of the inner eye opening (which should be approximately 0.48 of the total for a BT of 0.3, about 0.9 for a BT of 0.5).

To achieve this, attention must be paid to:
- Linearity and frequency/phase response of the Tx frequency modulator and discriminator. The modulator frequency response should extend down to a few Hertz; two-point modulation is necessary for synthesised radios.
- Bandwidth and phase response of the Rx IF filters.
- Accuracy of the Tx and Rx carrier frequencies - any difference will shift the received signal towards one of the skirts of the IF filter response.

The diagrams on the following pages provide examples of various EYE patterns and their causes.

![Fig.8 Measurement of an EYE Pattern](image)

![Fig.9 Typical Good EYE Pattern Diagrams](image)
Example Rx EYE Patterns

Fig. 10 Good Rx EYE
\( (BT = 0.3) \)

Fig. 11 Effect of AC Coupling
\( (BT = 0.3) \)
(corner frequency approx. 1% of bitrate)

Fig. 12 Effect of Poor Channel Amplitude and Phase Response
\( (BT = 0.3) \)
FX589 GMSK Modem Application Notes

Example Rx EYE Patterns

Fig. 13 Effect of Slight High Frequency Attenuation
(BT = 0.3)
(6dB/octave low pass filtering, -3dB at 0.5 x bitrate)

Fig. 14 Effect of Noise
(BT = 0.3)
(noise bandwidth = 2 x bitrate; S/N = 25dB)
Data Sequencing

To ensure that the FX589 Rx clock recovery and Rx level circuits are given the best opportunity to operate correctly the receive section works best with data which has a reasonably ‘random’ structure. The data should contain approximately the same number of ‘ones’ as ‘zeroes’ with no long sequences of consecutive ‘ones’ or ‘zeroes’. Also, long sequences (>100 bits) of ‘10101010 …’ patterns should be avoided. For this reason, it is recommended that data is scrambled in some manner before transmission.

A string of logic 1’s will be modulated as a single frequency shift at the beginning of the string and a single frequency shift at the end; no frequency changes will occur. This will appear at the Rx modem as near dc and can result in the receiver not being able to track the incoming signal correctly. Both bit timing and level information can be lost.

Particularly when a BT value of 0.3 is being used problems also occur when single bits bounded by their complement are being sent repeatedly (‘0 0 0 0 0 1 0 0 0 0’ or ‘1 1 1 1 0 1 1 1 1’ note however, that these are no the only patterns to give problems); these sequences sent many times over can cause the GMSK demodulator to give out bits in error.

Where data is transmitted in bursts, each burst should be preceded by a preamble designed to allow the receive modem to establish timing and level lock as quickly as possible. This preamble should be at least 16 bits long, and should preferably consist of alternating pairs of ‘1’s and ‘0’s i.e. ‘110011001100 .....’; the pattern ‘10101010 .....’ should be avoided, particularly when BT = 0.3.

Many FSK and FFSK data systems use a ‘1 0 1 0 1 0 1 0 ....’ pattern as a synchronising preamble, Figure 15a shows the resultant output from a system using BT values of both 0.5 and 0.3. In this case the output of a BT = 0.3 system does not provide true level information for the level measuring circuits to lock on to. When the BT is 0.5 the output does not display the problem to the same degree.

Figures 15b, 15c and 15d show outputs from inputs of ‘1 1 0 0 1 1 0 0 ....’, ‘1 1 1 1 0 0 0 0 1 1 1 1 ....’ and ‘0 1 0 0 0 0 1 0 0 ....’ respectively. Where it is impossible for data to be provided to the modem within the above guidelines, it is recommended that external sequencing is used; i.e. scrambling or data coding.

![Fig.15 GMSK Output Levels for Various Input Bit Configurations](image-url)
Data Randomizing (Scrambling)

As previously discussed, the receive section of the FX589 prefers data which has a reasonably ‘random’ structure.

Whether the applied data (digital bits) originate from a computer type system or by voice digitization, it is not always possible to ensure that streams of constant-‘sense’ Rx data are avoided. One way however is to randomize the data before applying it to the ‘modem’.

Illustrated below are two simple ways to randomize data:

1. Exclusive-OR the input binary data with a pseudo-random binary data stream. This method will require both Rx and Tx pseudo-random codes to be in sync.

2. Exclusive-OR the input binary data with a shifted input data stream. A self-synchronizing method which exclusive-OR’s the Rx input data with a time-shifted version of itself. This method of randomizing will propagate bit errors as any Rx bit in error will be duplicated with each EX-OR function in the loop. This method is in accordance with CCITT recommendations (V.26 ter). Preamble bits and/or SYNC words should not, of course, be randomized.

Data Coding

If it is important, for hardware or system interface considerations, that the lower frequency limit of a GMSK signal is kept above a specific frequency it is possible to deliberately encode the data prior to modulation; for instance where ac coupling is employed or there are PLL control limits.

This entails ensuring that sequences (blocks) of bits that contain low-frequency components are altered to produce the required overall output. This coding can be carried out in software or hardware, as appropriate. It should be noted that if coding that results in an increase in the number of bits is used this will reduce the actual system ‘data rate’ unless the bit rate is increased, which in turn may take the system outside the bandwidth specification.
**RX ‘Acquisition’ and ‘Hold’ Modes**

The FX589 may be expected to receive data efficiently under several different signal and configuration conditions depending upon the system formatting and the device coupling methods. Conditions identified so far are:

- Rx with Carrier Detect Indication
- Rx with No Carrier Detect Indication

The upper and lower voltage levels of the input signal, after internal filtering, are stored on external capacitors connected to the Doc1 and Doc2 pins. These are used to generate levels inside the device to enable the detection of zero-crossings and to extract the received binary data.

As data is received, the values stored on these capacitors are updated to track amplitude variations and drift, unless ‘Hold’ is selected in which case the voltages will decay very slowly towards $V_{BIAS}$.

The voltages on the Doc1 and Doc2 pins reflect the average peak positive and negative excursions of the (filtered) receive signal, and could therefore be used to derive a measure of the data signal amplitude. Note however, that these pins are driven from very high-impedance circuits, so that the dc load presented by any external circuitry should exceed 10MΩ to $V_{BIAS}$.

**Rx Acquisition with Carrier Detect Indication**

The FX589 can tolerate dc offsets in the received signal of at least +/- 10% $V_{DD}$ with respect to $V_{BIAS}$, however to ensure that the dc offset compensation circuit operates correctly and with minimum delay, ‘Low’ to ‘High’ transitions of the ‘RxDCacq’ and ‘PLLacq’ inputs should occur after the mean input voltage to the FX589 has settled to within about 0.1V of its final value (Note that this can place restrictions on the value of any series signal coupling capacitor).

1. FX589 connected as Figure 2 in the current Data Sheet; inputs RxDCacq and PLLacq ‘Low’;
2. At the receipt of an RF carrier detect indication to the µC: wait two bit periods; place RxDCacq and PLLacq ‘High’ (‘clamp’ - Doc1 and Doc2 capacitors are rapidly charged towards a voltage midway between the Rx signal level and $V_{BIAS}$). The ‘RxDCacq’ and ‘PLLacq’ inputs must be placed ‘High’ for a minimum of 16 bits at the start of reception to ensure that the dc measurement and timing extraction circuits lock on to the received signal correctly. To confirm that ‘lock’ has been achieved it may be necessary to employ additional methods of sync detect; such as a frame detection or FX589 S/N output monitoring.
3. To give the FX589 a satisfactory reference level to ‘clamp’ to, it is recommended that the transmitting station is configured to provide a short period of blank carrier before the data starts. To calculate this period the following system parameters should be considered: Tx power-up time + Rx demodulator settling time + Rx ac coupling values [+ 2 bit times].
4. When lock is confirmed the above inputs should be taken ‘Low’ again and the acquisition circuits operated as described in the Data Sheet.

In most applications, there will be a dc step in the output voltage from the receiver FM discriminator due to carrier frequency offsets as channels are changed or when the distant transmitter is turned on. Every time a channel change occurs, the preamble/acquire sequence (steps 1 - 4) should be performed.
Rx Acquire Sequences

Rx/Data Carrier Indication Available

START

Rx Carrier?

Yes

wait 2 bit periods

set RxDCacq and PLLacq 'high'

wait for 16 bits of preamble

in sync?

No

set RxDCacq and PLLacq 'low'

PLL BW goes to 'medium'
Level Measure goes to 'averaging peak detect'
wait 30 bit periods
PLL BW goes to 'narrow'

FINISH

No

set RxDCacq and PLLacq 'high'

in sync?

No

set PLLacq 'low'

PLL BW goes to 'medium'
Level Measure goes to 'averaging peak detect'
wait 30 bit periods
PLL BW goes to 'narrow'

FINISH

Fig.19

No Rx/Data Carrier Indication Available

START

set RxDCacq and PLLacq 'low'

internal action

in sync?

No

set PLLacq 'low'

internal action

PLL BW goes to 'medium'
Level Measure goes to 'averaging peak detect'
internal action
wait 30 bit periods
PLL BW goes to 'narrow'

FINISH

Fig.20
FX589 GMSK Modem Application Notes ......

‘RxHold’ Input

As well as using the ‘Rx Hold’ input to freeze the Level Measuring and Clock Extraction circuits during a signal ‘fade’, it may also be used in systems which employ a continuously transmitting control channel to freeze the receive circuitry during transmission of a data packet, allowing reception to resume afterwards without losing bit synchronisation. To achieve this, the FX589 ‘Xtal’ clock needs to be accurate enough that the derived ‘RxClock’ output does not drift by more that about 0.1 bit time from the actual received data timing during the time that the ‘RxHold’ input is ‘Low’. The ‘RxDCacq’ input, however, may need to be pulsed ‘High’ to re-establish the level measurements if the ‘RxHold’ input is ‘Low’ for more that a few hundred bit-times.

Rx Acquisition with No Carrier Detect Indication

If the receive system has no method of indicating when the RF carrier or signal preamble will start it is recommended that:

1. With reference to the current FX589 Data Sheet, Figure 2, a new component, resistor R, of value between 1.0MΩ and 2.0MΩ, should be connected across output pins Doc1 and Doc2.
2. RxDCacq and PLLacq inputs set ‘Low’.
3. Before or when the required signal is expected to appear: Set RxDCacq and PLLacq ‘High’; the modem acquisition circuits will clamp and then lock and track the data. The RxDCacq pin setting may remain in this position for the duration of operation.
4. The PLLacq pin should be taken ‘Low’ when lock has been confirmed to improve the signal-to-noise performance by reducing the PLL bandwidth. With the additional resistor, R, connected, there is no advantage in taking the RXDCacq input ‘Low’ again to attain the Averaging Peak Detect mode.
5. If the received signal has a long preamble sequence, e.g. 100bits, RxDCacq and PLLacq settings may remain low; the circuitry will eventually attain lock.
Interleaving on Systems with Forward Error Correction (FEC)

Data for transmission, with its FEC overhead, is loaded to the FX589 serially. If, during transmission, a section of data bits (block) is corrupted by some external disturbance (ignition interference etc.) there is a possibility that a whole block (or blocks) of data will be damaged making large amounts of data at the Rx uncorrectable and therefore unreadable. This will result in a request for a re-transmission and reduction in the overall data rate.

If however, prior to loading to the modem, the data bits within blocks are interchanged between blocks (interleaved), then if external disturbance is experienced and a section is damaged, when the blocks are rebuilt (de-interleaved) at the receiver only one or two of the bits in each original block of data will be in error therefore allowing the FEC system a better chance of correction.

With reference to the example in Figure 22, interleaving is carried out externally, prior to loading the modem. Data is supplied to the interleaving process in the following sequence (real data):

A1, A2, A3, A4, ....... H9, H10

and read-out from the process in the following sequence (interleaved data):

H1, G1, F1, E1, ...H2, G2, ...... B10, A10.

De-interleaving is the reverse process.

Fig.22 An Interleave Example
Alternative Data Rates

The current FX589 Data Sheet specifies device operation at data rates of between 4kb/s and 80kb/s at 5.0 volts and Xtal/clock frequencies of between 1.0MHz and 10.24MHz.

To enable this device to be used, efficiently, in the maximum number of data transfer applications, this Application Note details tables that are intended to provide more information to operate at data rates other than those illustrated in the data sheet.

With due regard to the operating VDD values recommended in the Data Sheet, the following parameters control/affect the data rate operation of this device:

- Clock Oscillators and Dividers.
- Tx OUT output external component (R, and C) values.
- The values of Doc1 and Doc2 capacitors (C7 and C8). Note that peripheral components to the Rx Level Measurement circuitry, should also be considered.

Clock Oscillator and Dividers

The Tx and (nominal) Rx data rates are determined by division of the frequency present at the Xtal pin, which may be generated by the on-chip Xtal oscillator or be derived from an external source. Any Xtal/clock frequency in the range 1.0MHz to 5.0MHz (VDD = 3.0V) or 1.0MHz to 10.24MHz (VDD = 5.0V) may be employed, depending upon the desired data rate.

A division ratio to facilitate data-rate setting is controlled by the logic level inputs on the ClkDivA/B pins. The formula below is employed to calculate the data rate:

\[
\text{Data Rate} = \frac{\text{Xtal/Clock Frequency}}{\text{Division Ratio (ClkDivA/B)}}
\]

Tx OUT Output Components R, and C

The RC network formed by R and C is required between the Tx OUT pin and the input to the modulator. This network, which can form part of any dc level shifting and gain adjustment circuitry, forms an important part of the transmit signal filtering. The ground connection to the capacitor C should be positioned to give maximum attenuation of high-frequency noise into the modulator. The component values should be chosen so that the product of the resistance (Ohms) and the capacitance (Farads) is:

- BT of 0.3 = 0.34/bit rate (bits/second)
- BT of 0.5 = 0.22/bit rate (bits/second)

Doc1 and Doc2 Capacitor (C7 and C8) Values

Note the Data Sheet recommendations with regard to these two components:

C7 and C8 should both be 15.0nF for a data rate of 8kb/s, and inversely proportional to the data rate for other data rates, e.g. 30.0nF at 4kb/s, 3.0nF at 40kb/s and 1.8nF at 64kb/s.
FX589 GMSK Modem Application Notes

Alternative Data Rates

For a Xtal/clock value of 3.6864MHz

<table>
<thead>
<tr>
<th>Data Rate (bits/sec)</th>
<th>ClkDiv A</th>
<th>ClkDiv B</th>
<th>BT</th>
<th>R₁ (kΩ)</th>
<th>C₁ (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7200</td>
<td>1</td>
<td>0</td>
<td>0.3</td>
<td>100</td>
<td>470</td>
</tr>
<tr>
<td>7200</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>62</td>
<td>470</td>
</tr>
<tr>
<td>14400</td>
<td>0</td>
<td>1</td>
<td>0.3</td>
<td>130</td>
<td>180</td>
</tr>
<tr>
<td>14400</td>
<td>0</td>
<td>1</td>
<td>0.5</td>
<td>130</td>
<td>120</td>
</tr>
<tr>
<td>28800</td>
<td>0</td>
<td>0</td>
<td>0.3</td>
<td>62</td>
<td>180</td>
</tr>
<tr>
<td>28800</td>
<td>0</td>
<td>0</td>
<td>0.5</td>
<td>120</td>
<td></td>
</tr>
</tbody>
</table>

Table 2

For a Xtal/clock value of 7.3728MHz

<table>
<thead>
<tr>
<th>Data Rate (bits/sec)</th>
<th>ClkDiv A</th>
<th>ClkDiv B</th>
<th>BT</th>
<th>R₁ (kΩ)</th>
<th>C₁ (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7200</td>
<td>1</td>
<td>1</td>
<td>0.3</td>
<td>100</td>
<td>470</td>
</tr>
<tr>
<td>7200</td>
<td>1</td>
<td>1</td>
<td>0.5</td>
<td>62</td>
<td>470</td>
</tr>
<tr>
<td>14400</td>
<td>1</td>
<td>0</td>
<td>0.3</td>
<td>130</td>
<td>180</td>
</tr>
<tr>
<td>14400</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>130</td>
<td>120</td>
</tr>
<tr>
<td>28800</td>
<td>0</td>
<td>1</td>
<td>0.3</td>
<td>62</td>
<td>180</td>
</tr>
<tr>
<td>28800</td>
<td>0</td>
<td>1</td>
<td>0.5</td>
<td>62</td>
<td>120</td>
</tr>
<tr>
<td>57600</td>
<td>0</td>
<td>0</td>
<td>0.3</td>
<td>56</td>
<td>100</td>
</tr>
<tr>
<td>57600</td>
<td>0</td>
<td>0</td>
<td>0.5</td>
<td>56</td>
<td>68</td>
</tr>
</tbody>
</table>

Table 3

For a Xtal/clock value of 4.096MHz

<table>
<thead>
<tr>
<th>Data Rate (bits/sec)</th>
<th>ClkDiv A</th>
<th>ClkDiv B</th>
<th>BT</th>
<th>R₁ (kΩ)</th>
<th>C₁ (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4000</td>
<td>1</td>
<td>1</td>
<td>0.3</td>
<td>120</td>
<td>680</td>
</tr>
<tr>
<td>4000</td>
<td>1</td>
<td>1</td>
<td>0.5</td>
<td>120</td>
<td>470</td>
</tr>
<tr>
<td>8000</td>
<td>1</td>
<td>0</td>
<td>0.3</td>
<td>91</td>
<td>470</td>
</tr>
<tr>
<td>8000</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>120</td>
<td>220</td>
</tr>
<tr>
<td>16000</td>
<td>0</td>
<td>1</td>
<td>0.3</td>
<td>47</td>
<td>470</td>
</tr>
<tr>
<td>16000</td>
<td>0</td>
<td>1</td>
<td>0.5</td>
<td>91</td>
<td>150</td>
</tr>
<tr>
<td>32000</td>
<td>0</td>
<td>0</td>
<td>0.3</td>
<td>47</td>
<td>120</td>
</tr>
<tr>
<td>32000</td>
<td>0</td>
<td>0</td>
<td>0.5</td>
<td>47</td>
<td>150</td>
</tr>
</tbody>
</table>

Table 4

For a Xtal/clock value of 8.192MHz

<table>
<thead>
<tr>
<th>Data Rate (bits/sec)</th>
<th>ClkDiv A</th>
<th>ClkDiv B</th>
<th>BT</th>
<th>R₁ (kΩ)</th>
<th>C₁ (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8000</td>
<td>1</td>
<td>1</td>
<td>0.3</td>
<td>91</td>
<td>470</td>
</tr>
<tr>
<td>8000</td>
<td>1</td>
<td>1</td>
<td>0.5</td>
<td>120</td>
<td>220</td>
</tr>
<tr>
<td>16000</td>
<td>1</td>
<td>0</td>
<td>0.3</td>
<td>47</td>
<td>470</td>
</tr>
<tr>
<td>16000</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>91</td>
<td>150</td>
</tr>
<tr>
<td>32000</td>
<td>0</td>
<td>1</td>
<td>0.3</td>
<td>47</td>
<td>220</td>
</tr>
<tr>
<td>32000</td>
<td>0</td>
<td>1</td>
<td>0.5</td>
<td>47</td>
<td>150</td>
</tr>
<tr>
<td>64000</td>
<td>0</td>
<td>0</td>
<td>0.3</td>
<td>68</td>
<td>82</td>
</tr>
<tr>
<td>64000</td>
<td>0</td>
<td>0</td>
<td>0.5</td>
<td>47</td>
<td>68</td>
</tr>
</tbody>
</table>

Table 5

...... Alternative Data Rates
Alternative Data Rates ......

<table>
<thead>
<tr>
<th>Data Rate (bits/sec)</th>
<th>ClkDiv</th>
<th>ClkDiv</th>
<th>BT</th>
<th>R_i (kΩ)</th>
<th>C_i (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4800</td>
<td>1</td>
<td>1</td>
<td>0.3</td>
<td>100</td>
<td>680</td>
</tr>
<tr>
<td>4800</td>
<td>1</td>
<td>1</td>
<td>0.5</td>
<td>100</td>
<td>470</td>
</tr>
<tr>
<td>9600</td>
<td>1</td>
<td>0</td>
<td>0.3</td>
<td>91</td>
<td>390</td>
</tr>
<tr>
<td>9600</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>47</td>
<td>470</td>
</tr>
<tr>
<td>19200</td>
<td>0</td>
<td>1</td>
<td>0.3</td>
<td>100</td>
<td>180</td>
</tr>
<tr>
<td>19200</td>
<td>0</td>
<td>1</td>
<td>0.5</td>
<td>91</td>
<td>120</td>
</tr>
<tr>
<td>38400</td>
<td>0</td>
<td>0</td>
<td>0.3</td>
<td>47</td>
<td>180</td>
</tr>
<tr>
<td>38400</td>
<td>0</td>
<td>0</td>
<td>0.5</td>
<td>47</td>
<td>120</td>
</tr>
</tbody>
</table>

*Table 6*

<table>
<thead>
<tr>
<th>Data Rate (bits/sec)</th>
<th>ClkDiv</th>
<th>ClkDiv</th>
<th>BT</th>
<th>R_i (kΩ)</th>
<th>C_i (pF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>9600</td>
<td>1</td>
<td>1</td>
<td>0.3</td>
<td>91</td>
<td>390</td>
</tr>
<tr>
<td>9600</td>
<td>1</td>
<td>1</td>
<td>0.5</td>
<td>47</td>
<td>470</td>
</tr>
<tr>
<td>19200</td>
<td>1</td>
<td>0</td>
<td>0.3</td>
<td>100</td>
<td>180</td>
</tr>
<tr>
<td>19200</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>91</td>
<td>120</td>
</tr>
<tr>
<td>38400</td>
<td>0</td>
<td>1</td>
<td>0.3</td>
<td>47</td>
<td>180</td>
</tr>
<tr>
<td>38400</td>
<td>0</td>
<td>1</td>
<td>0.5</td>
<td>47</td>
<td>120</td>
</tr>
<tr>
<td>76800</td>
<td>0</td>
<td>0</td>
<td>0.5</td>
<td>51</td>
<td>56</td>
</tr>
</tbody>
</table>

*Table 7*