CMX983

Analogue Front End (AFE) for Digital Radio
Including Two Fractional-N Synthesisers

Introduction
High performance digital radio systems are migrating towards the Software Defined Radio model, where a common hardware platform can be used across a number of radio systems. System-specific operation and functions are fully software based within the DSP/microcontroller.

The world of the DSP and the microcontroller is a digital one, yet the real world, including RF, is analogue. Therefore, the important functions sitting in front of the DSP are the analogue to digital converters and other auxiliary functions allowing the analogue world to interact with the digital one.

The CMX983 AFE for Digital Radio bridges this gap between the DSP a digital radio’s RF section. Being flexible and high performance, this device can form the basis of a digital radio platform. It provides direct connection to and support of the RF section along with a host of auxiliary functions, effectively reducing the overall system size, cost and power consumption.

Applications
- Software Defined Radio (SDR)
- Satellite Communication
- Wireless Data Terminals
- Digital PMR/LMR Radio
- TETRA, DMR, APCO P-25, PDT

CMX983 Brief Description
The CMX983 is an Analogue Front End (AFE) IC that bridges the gap between a digital radio’s RF section and DSP/FPGA.

Specifically designed to meet the needs of a Software Defined Radio (SDR), the CMX983 performs critical DSP-intensive functions, provides dual channel analogue to digital and digital to analogue conversion, includes two RF fractional-N synthesisers, and embeds a host of auxiliary ADCs and DACs for use within the radio system.

Suitable for radio systems employing modulation bandwidths up to 50kHz in wideband mode and up to 25kHz in narrowband mode.

The CMX983 is highly configurable, supporting numerous sample rates and filtering characteristics. This configurability enables a high level of functionality, integration and connectivity with RF building block ICs. The CMX983 connects seamlessly with CML’s CMX994 Direct Conversion Receiver and the CMX998 Cartesian Feedback Loop Transmitter, to provide a complete small form factor, RF-to-digitised baseband solution.

The device is widely used in high performance wireless data systems including: military and satellite communication, professional two-way radio and wireless telemetry applications.

Features
- Rx channel
  Two 16-bit I-Σ A/D Converters
  Programmable Channel Filter
- Tx Channel
  Two 14-bit I-Σ D/A Converters
  Programmable Channel Filter
- RF Support
  Two 2.1GHz Fractional-N Synths
- Auxiliary Functions
  10-bit A/D Converter (8 inputs)
  Five Analogue Comparators
  Nine 10-bit D/A Converters
- Duplex and Half Duplex operation
- Fast Serial Interface
  DSP interface for Rx/Tx Data
  C-BUS Control and Configuration Port
- Low power 1.8V/3.3V supply
- 3V-5.25V Charge Pump supply
- Small 64-lead VQFN Package
- Supports Direct Connection to:
  CMX998 Cartesian Loop Transmitter
  CMX994 Direct Conversion Receiver
  CMX972 Quadrature Demodulator with IF PLL VCO
  CMX973 Quadrature Modulator/Demodulator
**Key Feature Descriptions**

- **Main Signal Paths to and from RF Section**
  - Programmable analogue gain to optimise dynamic range
  - Wideband (50kHz) and narrowband (25kHz) operating modes
  - Fully differential matched I/Q high dynamic range receive ADCs
    - User programmable digital channel filtering
    - Facility to trim ADC phase
  - Matched I/Q high dynamic range transmit DACs
    - User programmable interpolation filters
    - Transmit outputs support gain programmability
    - Differential outputs

- **Auxiliary Converters**
  - 10-bit low power SAR ADC with 8 inputs
  - Interrupt generating programmable thresholds
  - Single shot or continuous conversion modes
  - Five channels of programmable low power analogue comparators
  - Nine 10-bit DACs, one with ramp RAM for PA power control

- **Frequency Generation Circuits**
  - Two 2.1GHz Fractional N phase locked loops
  - Integrated PLL generates all system clocks from the master clock input
  - Low phase noise/low jitter design
  - 24-bit fractional divider
  - Fast lock mechanism
  - Indication of lock detection
  - 4.75V capable charge pump drive

- **Serial Interfaces**
  - Separate RX/TX data and control interfaces
  - PCM ports for RF data
  - C-BUS for device control

- **Power Management**
  - Power control for individual blocks

- **Small 64 VQFN package**
System Overview

The CMX983 provides a versatile interface to support a variety of transceiver architectures. The flexible nature of the main signal ADCs and DACs makes the device suitable for a wide range of wideband and narrowband radio systems, supporting modulation bandwidths from 6kHz up to 50kHz.

Integrated auxiliary functions reduce PCB area with an ADC handling measurement of PA power and temperature, RSSI, battery and other parameters whilst controlling trimming of TCXOs and other functions via low power DACs.

When coupled with other CML RF devices a highly integrated radio solution is possible, capable of supporting linear and constant envelope modulations.

All devices are compatible with a 3.3V digital I/O and are supported by a common C-BUS serial control channel simplifying radio design.

The diagrams show three typical device combinations:

1. Direct conversion receiver with Cartesian feedback transmitter
2. I/Q superhet receiver with Cartesian feedback transmitter
3. I/Q superhet receiver with direct modulator

The CMX983 is also suitable for use with conventional Limiter Discriminator (LD) receivers and two point VCO modulation transmitters.

© 2016 CML Microsystems Plc
## CMX983 Electrical Specification Summary

### Operating Limits

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage:</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{DD} - V_{SS}$</td>
<td>3.0</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>$V_{DD} - V_{SS}$</td>
<td>1.7</td>
<td>1.8</td>
<td>1.9</td>
<td>V</td>
</tr>
<tr>
<td>$V_{DD} - V_{SS}$</td>
<td>3.0</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>$V_{DD} - V_{SS}$</td>
<td>3.0</td>
<td>5.0</td>
<td>5.25</td>
<td>V</td>
</tr>
<tr>
<td>$V_{DD} - V_{SS}$</td>
<td>1.7</td>
<td>1.8</td>
<td>1.9</td>
<td>V</td>
</tr>
</tbody>
</table>

| Operating Temperature         |     |     | +85 | °C   |
| Internal Clock Frequency      | 5.0 | -   | 50  | MHz  |
| Master Clock Frequency        | 5.0 | -   | 30  | MHz  |

### Receive Chain

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>SINAD</td>
<td>88</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Differential input signal range</td>
<td>4</td>
<td></td>
<td></td>
<td>$V_{p-p}$</td>
</tr>
<tr>
<td>Gain control range (1dB steps)</td>
<td>-12</td>
<td>+12</td>
<td></td>
<td>dB</td>
</tr>
</tbody>
</table>

### Transmit Chain

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>SINAD</td>
<td>76</td>
<td></td>
<td></td>
<td>dB</td>
</tr>
<tr>
<td>Gain control range (0.5dB steps)</td>
<td>-11.0</td>
<td>+11.0</td>
<td></td>
<td>dB</td>
</tr>
</tbody>
</table>

### Fractional-N Synthesisers

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency range</td>
<td>100</td>
<td></td>
<td>2100</td>
<td>MHz</td>
</tr>
<tr>
<td>Fast lock time</td>
<td>1.675</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>RF input sensitivity</td>
<td>50</td>
<td></td>
<td>500</td>
<td>$mV_{p-p}$</td>
</tr>
<tr>
<td>RF slew rate</td>
<td>150</td>
<td></td>
<td></td>
<td>$V/\mu s$</td>
</tr>
</tbody>
</table>

### Auxiliary Converters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC resolution</td>
<td>10</td>
<td></td>
<td></td>
<td>bits</td>
</tr>
<tr>
<td>INL</td>
<td>+/ 2</td>
<td></td>
<td></td>
<td>LSB</td>
</tr>
<tr>
<td>DNL</td>
<td>+/-1</td>
<td></td>
<td></td>
<td>LSB</td>
</tr>
<tr>
<td>DAC resolution</td>
<td>10</td>
<td></td>
<td></td>
<td>bits</td>
</tr>
<tr>
<td>INL</td>
<td>+/-4</td>
<td></td>
<td></td>
<td>LSB</td>
</tr>
<tr>
<td>DNL</td>
<td>+/-1</td>
<td></td>
<td></td>
<td>LSB</td>
</tr>
<tr>
<td>Settling time</td>
<td>10</td>
<td></td>
<td></td>
<td>$\mu s$</td>
</tr>
</tbody>
</table>
Evaluation Support
The EV9830 Evaluation Kit enables a fast and efficient evaluation of the CMX983 AFE for Digital Radio. The board is fitted with easy access point and can be controlled via the PE0002 Universal Interface card or a user’s own microcontroller/DSP.

CMX983 Package

64 VQFN Mechanical Outline (Q1)
Order as part no. CMX983Q1

For further information visit www.cmlmicro.com or search for: CMX983