

CMX7241/CMX7341 PMR Common Platform Processor

7241/7341FI-3.x: NXDN, ARIB STD-T98/T102 and Analogue PMR Processor

D/7241/7341 FI-3/3 April 2021 **DATASHEET** Advance Information

Features

- Auto detect of Digital and Analogue Receive
- Digital PMR Functions:

NXDN Conventional and Class D Trunking

ARIB STD-T98 (DCR)

ARIB STD-T102

Air Interface Physical Layer (Layer 1)

Air Interface Data Link Layer (Layer 2)

- Tx Sequencer
- Analogue PMR EN 300 086 / TIA 603D:

Voice processing

De-emphasis / Pre-emphasis

Tx Limiter and splatter filter

Voice Scrambler

Voice Compander

CTCSS and DCS generation and detection

Support for external CTCSS and DCS

Selcall generation and detection

DTMF generation and detection


1200/2400 bps FFSK modem (MPT1327 compatible)

Additional Features

- 2 Auxiliary ADCs (4 Multiplexed Inputs)
- 4 Auxiliary DACs
- 2 Auxiliary System Clock Outputs
- Tx Outputs for Two-point or I/Q Modulation
- Rx Inputs for Limiter/Discriminator or CMX994
 Direct Conversion (I/Q) Receiver
- C-BUS serial interface to CMX994 transceiver
- Vocoder Management and Control (CMX6x8 RALCWI Vocoder or CMX7262 TWELP Vocoder)
- Voice Codec supports external vocoders (SPI/PCM/I2S compatible - e.g. AMBE+2)
- C-BUS Serial Interface to Host micro
- Flexible Powersave Modes
- Low-power (3.3V) Operation
- Dedicated hardware reset pin
- Single-ended inputs (CMX7241)
- Differential inputs (CMX7341)
- Available in LQFP or VQFN Packages (CMX7341 VQFN only)

Applications

- Multi-mode PMR radio
- FDMA digital PMR
- Analogue PMR



1 Brief Description

The 7241/7341FI-3.x Function Image™ (FI) implements a half-duplex 4FSK modem and a large proportion of the 4FSK Air Interface (physical) layer and Data Link layers. In addition, the FI also supports Analogue FM voice modes with flexible signalling options. In conjunction with a suitable host and an RF transceiver, a compact, low-cost, low-power digital PMR radio conforming to NXDN, ARIB STD-T98 (DCR) or ARIB STD-T102 4FSK digital radio standards and Analogue EN 300 086 / TIA 603D can be realised. The FI analyses incoming traffic, detects the modulation type and switches to the associated operating mode. This ensures that dual mode, analogue/digital PMR operation can be achieved on a single radio platform without the need to reconfigure hardware or software by loading alternative FIs.

The CMX7241 and CMX7341 when loaded with the FI are identical in functionality; the only difference between the two devices is in the input stage: the CMX7241 has single-ended inputs and the CMX7341 is a differential input version.

The embedded functionality of the 7241/7341FI-3.x, managing voice and data systems autonomously, including CMX6x8 RALCWI Vocoder or CMX7262 TWELP Vocoder control (via the Auxiliary SPI/C-BUS interface), minimises host microcontroller interactions enabling the lowest operating power and therefore the longest battery life. The CMX7241/7341 can also provide audio codec functionality for vocoders under direct host control.

The in-built signalling options allow the device to be implemented into legacy Analogue FM systems making use of CTCSS / DCS sub-audio signalling, Selcall / DTMF signalling or 1200/2400 bps FFSK trunked systems using MPT1327 or custom protocols.

Both digital and analogue functionality can be active at the same time, allowing the host to auto-detect the type of signalling on the channel.

The device allows the designer to choose between a conventional limiter/discriminator receiver architecture or an I/Q-based direct conversion architecture utilising the built-in support for the CMX994 Direct Conversion Receiver.

The transmit architecture allows for all modes to use two-point VCO modulation or digital modes to use I/Q modulation.

The CMX7241 and CMX7341 utilise CML's proprietary $FirmASIC^{\circledcirc}$ component technology. On-chip subsystems are configured by a Function ImageTM: This is a data file that is uploaded during device initialisation and defines the device's function and feature set. The Function ImageTM can be loaded automatically from an external serial memory or host microcontroller over the built-in C-BUS serial interface. The device's functions and features may be enhanced by future Function ImageTM releases, facilitating in-the-field upgrades. This document refers specifically to the features provided by Function ImageTM 7241/7341FI-3.0.x.x.

Other device features include two auxiliary ADCs with four selectable inputs and four auxiliary DAC interfaces (with an optional RAMDAC on the first DAC output, to facilitate transmitter power ramping).

The CMX7241 and CMX7341 have flexible powersaving modes and are available in the following packages: CMX7241 (VQFN and LQFP), CMX7341 (VQFN only).

Note that text shown in pale grey indicates features that may be supported in future versions of the Function $Image^{TM}$.

This datasheet is the first part of a two-part document comprising datasheet and user manual: the datasheet/user manual combination can be obtained by registering your interest in this product with your local CML representative.

© 2021 CML Microsystems Plc Page 2 D/7241/7341 FI-3/3

CONTENTS

<u>Section</u>		<u>Page</u>
1	Brief Description	2
2	Block Diagram	9
3	Signal List	10
3.1	Signal Definitions	12
4	Component and PCB Recommendations	13
4.1	Recommended External Components	13
4.2	PCB Layout Guidelines and Power Supply Decoupling	16
4.3	CMX994/CMX994A/CMX994E Interface	18
4.4	Serial Port Interfaces	20
4.5	RESET Pin	20
5	General Description	21
5.1	7241/7341FI-3 Features	21
5.2	Digital Features	21
5.3	Analogue Features	21
5.4	Auxiliary Functions	22
5.5	Interface	22
5.6	System Design	22
5.6.1	General	23
5.6.2	Implementation using the CMX6x8 and CMX7262	23
5.6.3	Implementing with Third-party Vocoders	25
5.6.4	Data Transfer	26
5.6.5	CMX994 Connection (I/Q Mode)	26
5.6.6	Hardware AGC – AuxADC1 Connection	27
5.6.7	RSSI Measurement (I/Q Mode)	27
5.6.8	RSSI Measurement (LD mode)	28
5.7	4FSK Modem Description	28
5.7.1	Modulation	28
5.7.2	Internal Data Processing	31
5.7.3	Frame Sync Detection and Demodulation	31
5.7.4	FEC and Coding	34
5.7.5	Voice Coding	35
5.7.6	Radio Performance Requirements	35
5.8	Audio/Voice Functions	35
5.8.1	Microphone	35
5.8.2	Speaker	35
5.8.3	Modulation	36
5.8.4	Audio / Voice processing	36

band Signalling 3 tailed Descriptions 3 all Frequency 3 st Interface 3 BUS Operation 3 nction Image™ Loading 4 Loading from Host Controller 4 Loading from Host with CMX7262 4 ect Vocoder Control Interface 4 ernal Codec Support 4 SI Vocoder Interface 4 oport for I²S Mode 4 vice Control 4 neral Notes 4	7 7 7 7 0 0 3 5 7 7 7
Il Frequency 3 st Interface 3 BUS Operation 3 nction Image™ Loading 4 loading from Host Controller 4 loading from Host with CMX7262 4 ect Vocoder Control Interface 4 lernal Codec Support 4 SI Vocoder Interface 4 loport for I²S Mode 4 vice Control 4	7 7 7 0 0 3 5 7 7 7
st Interface 3 BUS Operation 3 Inction Image™ Loading 4 Loading from Host Controller 4 Loading from Host with CMX7262 4 Eect Vocoder Control Interface 4 Interface 4 Interface 5 Interface 5 Interface 5 Interface 6 Interface 7 Interfac	7 7 0 0 3 5 7 7
SUS Operation	7 0 3 5 7 7
nction Image™ Loading	0 0 3 5 7 7
Loading from Host Controller	0 3 5 7 7
Loading from Host with CMX7262	3 5 7 7
ect Vocoder Control Interface	5 7 7 7
ernal Codec Support	7 7 7
SI Vocoder Interface	7 7
oport for I ² S Mode4 vice Control4	7
vice Control4	
	7
noral Notas	
Heral Notes4	8
errupt Operation4	8
nal Routing4	8
de Control4	9
Mode 4FSK Formatted5	0
Mode PRBS5	3
Mode Preamble5	3
Mode Mod Set-up5	3
Mode Test5	3
Sequencer5	3
Mode Formatted5	4
Mode Raw5	4
Mode Eye5	4
Pass-through Mode5	5
4FSK PRBS Test Mode5	5
Mode with CMX994 AGC (I/Q Mode only)5	5
Mode with CMX994 I/Q Cal (I/Q Mode only)5	5
Mode with CMX994 Powersave (I/Q mode only)5	6
	0
ta Transfer6	1
ta Transfer6 coder/CMX994 Pass-through6	2
	3
coder/CMX994 Pass-through6	9
coder/CMX994 Pass-through	2
coder/CMX994 Pass-through 6 K Formatted Operation 6 DN Frame Format 6	6
coder/CMX994 Pass-through 6 SK Formatted Operation 6 DN Frame Format 6 S / DCR Frame Format 6	U
coder/CMX994 Pass-through 6 5K Formatted Operation 6 DN Frame Format 6 3 / DCR Frame Format 6 02 Frame Format 7	
coder/CMX994 Pass-through 6 SK Formatted Operation 6 DN Frame Format 6 S / DCR Frame Format 6 D2 Frame Format 7 alogue PMR Description 7	6
coder/CMX994 Pass-through 6 K Formatted Operation 6 DN Frame Format 6	2
С	/ DCR Frame Format6 2 Frame Format

6.9	FFSK Data Modem	85
6.9.1	Receiving FFSK Signals	85
6.9.2	Transmitting FFSK Signals	86
6.10	Selcall Signalling	86
6.10.1	Receiving and Decoding Selcall Tones	87
6.10.2	Transmitting Selcall Tones	88
6.10.3	Alternative Selcall Tone Sets	88
6.11	DTMF Signalling	88
6.11.1	Reception and Decoding of DTMF	88
6.11.2	Transmission of DTMF	89
6.12	Squelch Operation	90
6.13	GPIO Pin Operation	90
6.14	Auxiliary ADC Operation	90
6.15	Auxiliary DAC/RAMDAC Operation	91
6.16	Digital System Clock Generators	92
6.16.1	Main Clock Operation	93
6.16.2	System Clock Operation	93
6.17	Signal Level Optimisation	93
6.17.1	Transmit Path Levels	93
6.17.2	Receive Path Levels	94
6.18	Tx Spectrum Plots	95
7	Performance Characteristics	96
7.1	Electrical Performance	96
7.1.1	Absolute Maximum Ratings	96
7.1.2	Operating Limits	97
7.1.3	Operating Characteristics	98
7.1.4	Parametric Performance	105
7.2	C-BUS Timing	110
7.3	Packaging	112

<u>Fable</u>	<u>Page</u>
Fable 1 Definition of Power Supply and Reference Voltages	12
Fable 2 Recommended External Components	14
Fable 3 Recommended External Components when using CMX994	20
Fable 4 Serial Port Assignments	20
Table 5 Protocol Summary	22
Table 6 CMX994 Connections	26
Fable 7 Modulation Deviation (NXDN)	30
Fable 8 NXDN Half Rate Frame Format – Audio Communication	32
Fable 9 NXDN Frame Format – Data Communication	33
Fable 10 NXDN Full Rate Frame Format – Audio Communication	33
Table 11 NXDN Frame Types	35
Fable 12 Xtal/Clock Frequency Settings for Program Block 3	37
Table 13 BOOTEN Pin States	40
Table 14 CMX6x8/CMX7262 Vocoder Connections	45
Table 15 DVSI Vocoder Connections	47
Table 16 Device Mode Selection	49
Table 17 4FSK Modem Control Selection	50
Fable 18 Analogue Mode Selection	50
Table 19 Variation in Average Current Consumption with Different Powersave States / Test Conditions	59
Table 20 Variation in Average Current Consumption with Different Powersave Configurations	60
Table 21 C-BUS Data Registers	61
Table 22 RxData O/TxData O Block ID settings (NXDN)	63
Table 23 RxData O/TxData O Block ID settings (T98)	70
Table 24 RxData O/TxData O Block ID settings (T102)	73
Table 25 DCS codes and values	82
Table 26 CTCSS codes and values	84
Table 27 Data Frequencies for MPT1327 / FFSK modes	85
Table 28 Selcall Tones	87
Table 29 Alternative Selcall Tone Sets	88
Table 30 DTMF Tone Pairs	89
Table 31 DTMF Twist	89
-igure	<u>Page</u>
Figure 1 CMX7241/CMX7341 Block Diagram	9
Figure 2 CMX7241 (L4 and Q3) Recommended External Components	13
Figure 3 CMX7341 (Q3) Recommended External Components	14
Figure 4 CMX7241 (L4/Q3) Power Supply and De-coupling	16
Figure 5 CMX7341 (Q3) Power Supply and De-coupling	
Figure 6 CMX7241/CMX994 Interface	
Figure 7 CMX7341/CMX994 Interface	
Figure 8 CMX618/CMX7262 Vocoder Connection	

Figure 9(CMX6x8/CMX7262 and CMX994	24
Figure 10	CMX608 Vocoder Connection	25
Figure 11	DVSI Vocoder Connection	25
Figure 12	CMX994 and DVSI Vocoder Connection	26
Figure 13	RSSI in I/Q Mode	28
Figure 14	4FSK PRBS Waveform - Modulation	29
Figure 15	4FSK PRBS Waveform - Spectrum	29
Figure 16	4FSK Modulation Characteristics	30
Figure 17	Internal 4FSK Data Processing Blocks	31
Figure 18	Additional Internal Data Processing in I/Q Mode	31
Figure 19	FS Detection	34
Figure 20	C-BUS Transactions	39
Figure 21	FI Loading from Host	42
Figure 22	FI Loading (including CMX7262)	44
Figure 23	Digital Voice Rx and Tx Blocks	46
Figure 24	Tx Sequencer Delay Timers	54
Figure 25	Frequency Response for Rx Pass-through Mode	55
Figure 26	Format of CMX994A/E Extended Rx Offset register (\$17)	56
Figure 27	Format of I/Q DC calibration reporting when CMX994A/CMX994E is selected	56
Figure 28	Powersave States	57
Figure 29	Effect of Powersave as a Function of "OFF" Time	59
Figure 30	Effect of Powersave as a Function of "OFF" Time (Best and Worst Case)	60
Figure 31	Format of Tx/Rx Data 0 and Info Fields	60
Figure 32	- Usage of Program Block Address register (\$C7) for C-BUS passthrough access	61
Figure 33	Tx Data Flow	66
Figure 34	Rx Data Flow	68
Figure 35	Expandor Transient Response	78
Figure 36	Compressor Transient Response	78
Figure 37	Rx and Tx Level Adjustments and Routing	80
Figure 38	Rx Audio Response	81
Figure 39	Tx Audio Response	81
Figure 40	CTCSS and DCS filters	82
Figure 41	Modulating Waveforms for 1200 MSK/FFSK Signals	85
Figure 42	AuxADC IRQ Operation	91
Figure 43	Digital Clock Generation Schemes	92
Figure 44	Tx Levels	94
Figure 45	Rx Levels (LD mode)	94
Figure 46	Tx Modulation Spectra – 4.8kbps	95
Figure 47	C-BUS Timing	110
Figure 48	Mechanical Outline of 48-lead VQFN (Q3)	112
Figure 49	Mechanical Outline of 48-pin LQFP (L4)	112

History

Version	Changes	Date
3	 Section 5.7.1 – Figure 16 replaced to add clarity Section 6.6.14 – Rx Pass-through mode – added Frequency Response graph Section 6.6.15 – Rx 4FSK PRBS Test Mode description added Section 6.6.19 – added Figure 31 Format of Tx/Rx Data 0 and Info Fields Section 6.6.20 – Vocoder/CMX994 Pass-through mode – added Figure 32 - Usage of Program Block Address register (\$C7) for C-BUS passthrough access, and bit descriptions Section 6.8.6 – Compandor description enhanced and Expandor and Compressor transient response graphs added for clarity Section 6.9 – added description of 2400 baud operation to FFSK modem Section 7.1.4 - added parametric data for analogue features (CTCSS, Selcall, DTMF) Section 8.1.40 – Analogue Control (\$C3) register – enhanced descriptions for control of analogue functions Section 8.3.1 – PBO – added descriptions of fine level control settings Section 8.3.3 - Prog Block 2: added additional information and clarification for analogue voice functions. Section 8.3.5 - additional information and clarification for user-programmable Selcall tones settings 	April 2021
2	 Tx I/Q operation clarified Tx and Rx Level diagrams (Figure 44 and Figure 45) now show correct order of gain stages. Various editorial and typographical corrections 	September 2018
1	First release, Advance Information	August 2016

It is recommended that you check for the latest product datasheet version from the CML website: [www.cmlmicro.com/].

This is Advance Information; changes and additions may be made to this specification. Parameters marked TBD or left blank will be included in later issues. Items that are highlighted or greyed out should be ignored. These will be clarified in later issues of this document.

Information in this datasheet should not be relied upon for final product design.

2 Block Diagram




Figure 1 CMX7241/CMX7341 Block Diagram

3 Signal List

CMX7241 48-pin Q3/L4	CMX7341 48-lead Q3	Pin Name	Туре	Description			
1	1	EPSI	ОР	Serial Data Output			
2	2	EPSCLK	OP	Serial Clock Output	Auviliant CDI/C DIIC		
3	3	EPSO	IP+PD	Serial Data Input Auxiliary SPI/C-E			
4	4	EPCSN	OP	Serial Chip Select for CMX994			
5	5	BOOTEN1	IP+PD	Used in conjunction with BOOTEN2 to de the bootstrap program	termine the operation of		
6	6	BOOTEN2	IP+PD	Used in conjunction with BOOTEN1 to de the bootstrap program	termine the operation of		
7	7	RESET	PWR	Dedicated reset function – active high same effect as a power on reset. If unuse			
8	8	IRQN	OP	A 'wire-ORable' output for connection to the Interrupt Request input of the host. Pulled down to DV _{SS} when active and is high impedance when inactive. An external pull-up resistor (R1) is required.			
9	9	VDEC	PWR	Internally-generated 1.8V digital supply voltage. Must be decoupled to DV _{SS} by capacitors mounted close to the device pins No other connections allowed. If the device is to be run from a 1.8V external supply then the VDEC pin must be connected directly to the external 1.8V regulated supply.			
10	10	RXENA	OP	Rx Enable – active when in Rx mode (\$C1	b0 = 1)		
11	11	GPIOA	ВІ	General Purpose I/O pin			
12	12	GPIOB	ВІ	General Purpose I/O pin			
13	13	SYSCLK1	ОР	Synthesised Digital System Clock Output	L		
14	14	DVSS	PWR	Digital ground			
15	15	TXENA	OP	Tx Enable – active when in Tx mode (\$C1	b1 = 1)		
16		DISC	IP	Discriminator inverting input or I input from	om CMX994		
17		DISCFB	OP	Discriminator input amplifier feedback			
18		ALT	IP	Alternate inverting input or Q input from	CMX994		
19		ALTFB	OP	Alternate input amplifier feedback			
	16	DISCPOS	IP	Differential input1, positive and negative	Linput from CMX994		
	17	DISCNEG	IP	2 enda inputa, positive una negative	pac iroin civinosa		
	18	DISCFB	OP	Input1 amplifier feedback			
	19	ALTPOS	IP	Differential input2, positive and negative	O input from CMX994		
	20	ALTNEG	IP	Differential input2, positive and negative. Q input from CMX994			
	21	ALTFB	OP	Input2 amplifier feedback			

CMX7241 48-pin Q3/L4	CMX7341 48-lead Q3	Pin Name	Туре	Description				
20	22	MICFB	OP	Microphone input amplifier feedback				
21	23	MIC	IP	Microphone inverting input				
22	n/c	AVSS	PWR	Analogue ground				
23	24	MOD1	OP	Modulator 1 output				
24	25	MOD2	OP	Modulator 2 output				
25	26	VBIAS	ОР	Internally generated bias voltage of the device is in 'Powersave' mode AV _{SS} . Must be decoupled to AV _{SS} the device pins. No other connect	when V _{BIAS} will discharge to by a capacitor mounted close to			
26	27	AUDIO	OP	Audio Output in SPI-Codec mode				
27	28	ADC1	IP	•	Each of the two ADC blocks can			
28	29	ADC2	IP	Auviliany ADC input 7	select its input signal from any one of these input pins, or from			
29	30	ADC3	IP	raxinary ribe inputs	the MIC, ALT or DISC input pins. See section 6.14 for details.			
30	31	ADC4	IP	Auxiliary ADC input 4	See section 0.14 for details.			
31	32	AVDD	PWR	Analogue $+3.3V$ supply rail. Levels and thresholds within the device are proportional to this voltage. This pin should be decoupled to AV_{SS} by capacitors mounted close to the device pins.				
32	33	DAC1	OP	Auxiliary DAC output 1 / RAMDAC				
33	34	DAC2	OP	Auxiliary DAC output 2 / Tone Gen	erator output			
34	n/c	AVSS	PWR	Analogue ground				
35	35	DAC3	OP	Auxiliary DAC output 3. See Note 2	2			
36	36	DAC4	OP	Auxiliary DAC output 4				
37	37	DVSS	PWR	Digital Ground				
38	38	VDEC	PWR	Internally generated 1.8V supply v DV _{SS} by capacitors mounted close No other connections allowed. If t 1.8V external supply, then VDEC p the 1.8V external regulated supply	to the device pins. he device is to be run from a in must be connected directly to			
39	39	XTAL/CLK	IP	Input from the external clock sour	ce or Xtal			
40	40	XTALN	OP	The output of the on-chip Xtal osci NC if external clock used.	illator inverter.			
41	41	DVDD	PWR	Digital +3.3V supply rail. This pin s capacitors mounted close to the d				
42	42	CDATA	IP	Command Data input from the microcontroller				
43	43	RDATA	TS OP	Reply Data tri-state output to the microcontroller (high impedance v not sending data to the microcontroller).	Host C-BUS when			

CMX7241 48-pin Q3/L4	CMX7341 48-lead Q3	Pin Name	Туре	Description					
44	44	SSOUT	OP	Serial Chip Select for CMX6x8/CMX7262 or Frame Sync for SPI Codec Auxiliary SPI/C-BUS					
45	45	DVSS	PWR	Digital ground					
46	46	SCLK	IP	Serial clock input from the microcontroller Host C-BUS					
47	47	SYSCLK2	OP	Synthesised Digital System Clock 2					
48	48	CSN	IP	Chip Select input from the microcontroller Host C-BUS (no internal pullup on this input)					
Exposed Metal Pad	Exposed Metal Pad	SUBSTRATE	~	The central metal pad (which is exposed on Q3 package only) must be connected to analogue ground (AV _{SS}). No other electrical connection is permitted.					

Note 1: IP = Input (+ PU/PD = internal pullup / pulldown resistor)

OP = Output
BI = Bidirectional
TS OP = 3-state Output
PWR = Power Connection

NC = No Connection - should NOT be connected to any signal.

Colour Definitions:

= Aux SPI/C-BUS

= Host C-BUS

= Analogue Inputs/Outputs

= ADCs/DACs

Note 2: In CMX7341 only, this is a dual-purpose pin which, for some FIs, may have an alternative configuration. However for FI-3, this pin ONLY functions as DAC3.

3.1 Signal Definitions

Table 1 Definition of Power Supply and Reference Voltages

Signal Name	Pins	Usage
AV_{DD}	AVDD	Power supply for analogue circuits
DV_DD	DVDD	Power supply for digital circuits
V _{DEC}	VDEC	Power supply for core logic, derived from DVDD by on-chip regulator
V_{BIAS}	VBIAS	Internal analogue reference level, derived from AVDD
AV_SS	AVSS	Ground for all analogue circuits
DVss	DVSS	Ground for all digital circuits

4 Component and PCB Recommendations

4.1 Recommended External Components




Figure 2 CMX7241 (L4 and Q3) Recommended External Components




Figure 3 CMX7341 (Q3) Recommended External Components

Table 2 Recommended External Components

R1 R2 R3 R4	100k Ω 20k Ω 20k Ω 20k Ω	C1 C2 C3 C4	18pF 18pF 10nF not used	C11 C12 C13 C14	not used 100pF not used 100pF	C21 C22 C23 C24	
R5	100k Ω (note 2)	C5	1nF	C15	note 5		
R6	100kΩ	C6	100pF	C16	200pF		
R7	100kΩ (note 3)	C7	1μF	C17	10μF		

R8	100k Ω	C8	100pF	C18	10nF	X1	19.2MHz
R9	See note 4	C9	100pF	C19	10nF		See note 1
R10	100k Ω	C10	not used	C20	10μF		
R11	100k Ω						
R12	100k Ω	R20	$47 \mathrm{k}\Omega$				
R13	100k Ω	R21	$47 \mathrm{k}\Omega$				
R14	100kΩ						

Resistors $\pm 5\%$, capacitors and inductors $\pm 20\%$ unless otherwise stated.

Notes:

- 1. X1 can be a crystal or an external clock generator; this will depend on the application. The tracks between the crystal and the device pins should be as short as possible to achieve maximum stability and best start up performance. By default, a 19.2MHz oscillator is assumed (in which case C1 and C2 are not required), other values could be used if the various internal clock dividers are set to appropriate values.
- 2. For CMX7241 operation, R5 should be selected to provide the desired dc gain of the discriminator input, as follows:

$$|GAIN_{DISC}| = 100k\Omega / R5$$

The gain should be such that the resultant output at the DISCFB pin is within the DISC input signal range specified in 6.17.2. For 4FSK modulation, this signal should be dc coupled from the Limiter/ Discriminator output.

3. For CMX7241 operation, R7 should be selected to provide the desired dc gain of the alternative input as follows:

$$|\mathsf{GAIN}_{\mathsf{AIT}}| = 100 \mathrm{k}\Omega / \mathsf{R7}$$

The gain should be such that the resultant output at the ALTFB pin is within the alternative input signal range specified in 6.17.

4. R9 should be selected to provide the desired dc gain (assuming C15 is not present) of the microphone input as follows:

$$|\mathsf{GAIN_{MIC}}| = 100 k\Omega / R9$$

The gain should be such that the resultant output at the MICFB pin is within the microphone input signal range specified in 6.17.1. For optimum performance with low signal microphones, an additional external gain stage may be required.

5. C15 should be selected to maintain the lower frequency roll-off of the MIC input as follows:

$$C15 \ge 30nF \times |GAIN_{MIC}|$$

- 6. When used with a Limiter/Discriminator Receiver, ALT and ALTFB connections allow the user to have a second discriminator or microphone input. Component connections and values are as for the respective DISC and MIC networks. If this input is not required, the ALT pin should be connected to AV_{SS}.
- 7. AUDIO output is used when SPI-Codec or Analogue mode has been selected.
- 8. A single 10μF electrolytic capacitor (C24, fitted as shown) may be used for smoothing the power supply to both VDEC pins, providing they are connected together on the pcb with an adequate width power supply trace. Alternatively, separate smoothing capacitors should be connected to each VDEC pin. High frequency decoupling capacitors (C3 and C23) must always be fitted as close as possible to both VDEC pins.
- 9. TXENA and RXENA should be pulled down by an external resistor (R20, R21) to be directly compatible with the CMX994 (active high signals). For compatibility with earlier 7141-based FI operation, they should be pulled high (active low signals).

4.2 PCB Layout Guidelines and Power Supply Decoupling




Figure 4 CMX7241 (L4/Q3) Power Supply and De-coupling

Component Values as per Figure 2




Figure 5 CMX7341 (Q3) Power Supply and De-coupling

Component Values as per Figure 3

Notes:

It is important to protect the analogue pins from extraneous in-band noise and to minimise the impedance between the CMX7241/7341 and the supply and bias de-coupling capacitors. The de-coupling capacitors C3, C7, C18, C19, C21, C22 and C24 should be as close as possible to the CMX7241/7341. It is therefore recommended that the printed circuit board is laid out with separate ground planes for the AVSS and DVSS supplies in the area of the device, with provision to make links between them, close to the device. Use of a multi-layer printed circuit board will facilitate the provision of ground planes on separate layers.

VBIAS is used as an internal reference for detecting and generating the various analogue signals. It must be carefully decoupled, to ensure its integrity, so apart from the decoupling capacitor shown, no other loads should be connected. If VBIAS needs to be used elsewhere in the design, it should be buffered with a high input impedance buffer.

The single ended microphone input and audio output must be ac coupled (as shown), so that their return paths can be connected to AVSS without introducing dc offsets. Further buffering of the audio output is advised.

The crystal, X1, may be replaced with an external clock source.

The device executes an internal scheduler running at 4kHz, which may result in current "spikes" on the DVDD line, which must be taken into account when designing the power supply circuitry.

4.3 CMX994/CMX994A/CMX994E Interface

When operating the CMX7241 and CMX7341 in Rx I/Q mode, the interface to the CMX994 shown in Figure 6 and Figure 7 respectively should be used. Component values are shown in Table 3. Where values are not shown refer to the CMX994/A/E Datasheet. The CMX7341 allows for a differential interface directly to the CMX994. Resistors R20 and R21 are required to ensure that the TXENA and RXENA signals are kept in an inactive state during FI loading, and to inform the FI that these signals should be implemented active high.

The CMX994 and the CMX7341 may share the same 19.2MHz reference (however note that the CMX7341 requires a CMOS logic compatible signal).

AuxADC1 is configured to sense the Adjacent/Alternate channel power levels and so improve the performance of the CMX994 AGC system in situations where high levels of interference may be encountered. The CMX994 should be connected to the Auxiliary SPI/C-BUS using EPCSN as the chip select.

©2021 CML Microsystems Plc Page 18 D/7241/7341 FI-3/3




Figure 6 CMX7241/CMX994 Interface




Figure 7 CMX7341/CMX994 Interface

Table 3	Recommended External	Components whe	n using CMX994
---------	----------------------	----------------	----------------

R101	100k Ω	C200	100pF	D400	MMBD1503A
R200 to R207	100k Ω	C201	100pF	U400	e.g. LMV931MG
R450	22k Ω	C400	100nF	U500	e.g. SN74AHC1G04DRL
R451	1M Ω	C451	1nF		
R500	100k Ω	C452	100nF		
		C500	1nF		

4.4 Serial Port Interfaces

Two serial ports are available on the device to interface to a CMX994 and provide an audio SPI-codec interface. On the 7241FI-1 and FI-3 these can be multiplexed together (with separate CSN signals) or entirely separate, whilst on the 7241/7341FI-2 they must be kept separate.

Further information is available in sections 5.6.2 and 5.6.3.

Table 4 shows the options available and includes the CMX7141 to show where backwards compatibility is feasible.

7141 7241FI-1 / FI-3 7241FI-2 7341FI-2 configuration pin name 7341FI-1 / FI-3 Limiter/discriminator I/Q demod **EPCSN EPSCLK** CMX994 CMX994 CMX994 SPI-Codec SPI-Codec EPSI or CMX or CMX **EPSO** 618/7262 618/7262 SSOUT SPI-Codec SPI-Codec **GPIOA GPIOB EPCSN** CMX994 **EPSCLK** alternate **EPSI** SPI-Codec **EPSO** SPI-Codec **SSOUT** or CMX **GPIOA** 618/7262 **GPIOB**

Table 4 Serial Port Assignments

4.5 RESET Pin

This pin (pin 7) provides a dedicated reset function when connected to a suitable host microprocessor. To use reset the pin must be held high for a minimum of 100ns and then released. When the state of reset changes from 1 to 0, the same effect as a power-on reset is achieved.

5 General Description

5.1 7241/7341FI-3 Features

The 7241/7341FI-3.x Function Image™ is intended for use in half duplex digital PMR equipment using 4FSK modulation at 4.8kbps suitable for 6.25kHz channels (and, for NXDN only, 9.6kbps in 12.5kHz channels supporting EHR mode) and analogue FM using 12.5/25kHz channels. Both Analogue and Digital modes may be enabled simultaneously, allowing automatic detection of the signal type on the RF channel.

A flexible power control facility allows the device to be placed in its optimum powersave mode when not actively processing signals.

The device includes a crystal clock generator, with buffered output, to provide a common system clock if required. Block diagrams of the devices are shown in Figure 1. The signal processing blocks can be routed from any of the three DISC/ALT/MIC input pins.

5.2 Digital Features

Much of the NXDN, T98 and T102 standard Air Interface protocols are embedded in the 7241/7341FI-3.x Function Image™ operation namely:

Air Interface Physical Layer 1

- 4FSK modulation and demodulation
- Bit and symbol definition
- Frequency and symbol synchronisation
- Transmission burst building and splitting

Air Interface Data Link Layer 2

- Channel coding (FEC, CRC)
- Interleaving, de-interleaving and bit ordering
- Frame and superframe building and synchronising
- · Burst and parameter definition
- Link addressing (source and destination)
- Interfacing of voice applications (voice data) with the Physical Layer
- Data bearer services
- Exchanging signalling and/or user data with the Call Control Layer
- Automatic Own-ID and Group-ID detection

In NXDN mode, support is provided for:

Conventional, 4.8 kbps, 6.25 kHz channel operation

Class-D Trunking, 4.8 kbps, 6.25 kHz channel operation

Conventional, 9.6 kbps, 12.5 kHz channel operation (using EHR Vocoder format)

In ARIB T98 (DCR) mode, support is provided for:

4FSK 4.8 kbps, Radio Type Codes 3B, 3R and 3S for 6.25 kHz channel operation

In ARIB T102 mode, support is provided for:

4FSK 4.8 kbps for 6.25 kHz channel operation

Note that only one protocol can be active at any time, as set by the host by writing to the Protocol Select field in Program Block P1.0:b3,0 following power-on.

5.3 Analogue Features

The device provides full audio/voice processing to suit the requirements of EN 300 086 and TIA 603D as well as comprehensive signalling to suit professional radio environments:

- Selectable pre-emphasis and de-emphasis
- Selectable voice compander
- Selectable frequency inversion scrambling
- Tx limiter and splatter filter
- Mic AGC
- Selectable sub-audio rejection filter
- CTCSS and DCS generator and decoder (including phase reversal detection)
- Support for external CTCSS/DCS generation and decoding with selectable filters
- 1200/2400 bps FFSK modem for MPT1327
- ADSW and CCSW reporting in MPT1327 mode
- 16-tone Selcall generator and decoder
- DTMF generator and decoder
- Tone generator

5.4 Auxiliary Functions

- Automatic Tx sequencer simplifies host control
- RAMDAC operation
- TXENA and RXENA hardware signals
- Two-point or I/Q modulation outputs¹
- Hard or soft data output options
- Two programmable system clock outputs
- Two auxiliary ADCs with four selectable external input paths
- Four auxiliary DACs, one with built-in programmable RAMDAC

5.5 Interface

- Optimised C-BUS (4-wire, high-speed synchronous serial command/data bus) interface to host for control and data transfer
- Open drain IRQ to host
- Auxiliary SPI/C-BUS interface to CMX6x8/CMX7262 or CMX994 with pass-through mode from host
- Auxiliary SPI-Codec bus interface for PCM speech codec to support third-party vocoders, e.g. AMBE+2
- Two GPIO pins
- C-BUS (host) boot mode.

5.6 System Design

Table 5 Protocol Summary

	NXDN	T98 (DCR)	T102
Modem symbol rate	2400 and 4800	2400	2400
Vocoder support	AMBE+2 EHR	RALCWI	RALCWI
		TWELP	TWELP
		AMBE+2 EHR	AMBE+2 EHR
LICH/RICH decode	Parity check	Parity check	Parity check
	RF field check		
	Superframe check		
Channel Types	Conventional	Conventional	Conventional

¹ I/Q Tx mode is only available for digital modes, it is not supported for analogue FM mode.

	Class-D Trunking		
Analogue FM compatible	Yes	No	Not defined
Default FS Error Tolerance	1	2	2
Symbol Deviation +3/+1	1050/350 & 2400/800	945/315	990/330

5.6.1 General

A number of system architectures can be supported by the device. The two most significant architectural decisions are:

RF receiver:

- Limiter/Discriminator or
- I/Q using the CMX994 Direct Conversion Receiver

RF transmitter:

- Single or Two-point VCO modulation
- I/Q (Digital modes only, not supported in Analogue modes)

Vocoder:

- External/host based (all encoded data is transferred over the host C-BUS interface. The SPI interface may be used as an Audio Codec for PCM data this is appropriate for use with the DVSI AMBE devices)
- Automatic control using either the CMX6x8 or CMX7262

For NXDN operation, the standard specifies the use of the AMBE+2 Vocoder provided by DVSI, which can be supported using the External SPI-Codec interface.

The most highly-integrated solution uses a CMX6x8/CMX7262 Vocoder under full control of the device, relieving the host of all vocoder management duties. In this mode audio codec functions are provided by the CMX6x8/CMX7262. Other architectures using third-party vocoders are supported using SPI-Codec mode in which the device acts as an external audio codec attached to the vocoder. In this mode the host must issue all control commands to the vocoder, and also transfer coded data packets between the vocoder and device. In both modes, the auxiliary SPI/C-BUS may be shared with the CMX994 if I/Q mode is selected.

The configuration of the auxiliary SPI/C-BUS port is controlled by the Program Register P6.: b3-0. In SPI-Codec mode 16-bit PCM audio samples are transferred at 8ksps.

When this mode is selected:

in Tx: the MIC input should be routed from MIC to Input1. The input signal is lowpass filtered, converted to 16-bit linear PCM at 8ksps and then output on the EPSI pin of the SPI-Codec port for the external vocoder to process.

in Rx: the AUDIO output should be routed from Output1. 16-bit linear PCM samples are read from the EPSO pin of the SPI-Codec port, then filtered and output via the Audio Output Attenuator. This mode can also be used for voice annunciations/warnings etc.

5.6.2 Implementation using the CMX6x8 and CMX7262

Figure 8 and Figure 9 show the configuration using the CMX6x8 RALCWI Vocoder or CMX7262 TWELP Vocoder where all control and data is handled by the device with minimal host CPU involvement. Speaker and Mic signals must be routed to both the CMX7241/7341 and the Vocoder to allow for both Analogue and Digital operation. See also section 6.4.




Figure 8 CMX618/CMX7262 Vocoder Connection




Figure 9 CMX6x8/CMX7262 and CMX994

If the CMX608 is to be used then there are two possible architectures available. If an external audio codec is available then the device can take full control over the CMX608 as in Figure 8. Otherwise the audio codecs within the device can be used at the expense of additional host activity. In this case, all channel data (control, addressing and payload) is transferred from the device to the host over the main C-BUS interface, and the host must then transfer the voice payload (TCH) data to the CMX608 using another C-BUS interface, as shown in Figure 10.




Figure 10 CMX608 Vocoder Connection

5.6.3 Implementing with Third-party Vocoders

As an alternative to the integrated architecture using the CMX6x8/CMX7262, it is possible to use a third-party vocoder by routing all payload data (including voice traffic channel data) through the main C-BUS to the host. The host can then transfer it to/from the third party vocoder over a suitable port supported by the chosen vocoder. Typically these vocoders do not include audio Digital-to-Analogue and Analogue-to-Digital converters, so the device can be configured to use the auxiliary C-BUS as an SPI interface and use its built-in DAC/ADCs as audio converters to accept or deliver PCM audio samples. This architecture is shown in Figure 11 and Figure 12. See also section 6.5. Note that the vocoder functionality could be provided by the host micro in this mode.




Figure 11 DVSI Vocoder Connection




Figure 12 CMX994 and DVSI Vocoder Connection

5.6.4 Data Transfer

When transmitting, an initial block of payload or control channel data will need to be loaded from the host into the C-BUS TxData registers. The device can then format and transmit that data while at the same time loading in the following data blocks from the host or vocoder.

When receiving, the host needs to consider that when a signal is received over the air there will be a processing delay while the device filters, demodulates and decodes the output data before presenting it to the host or vocoder. For best performance, voice payload data can be output in soft-decision (4-bit log-likelihood ratio) format compatible with the CMX6x8, CMX7262 and other third-party vocoders, although this mode increases the data transfer rate over C-BUS by a factor of four.

5.6.5 CMX994 Connection (I/Q Mode)

The CMX994 can be connected via the C-BUS connection in place of the serial memory (Table 6). This allows the CMX994 to be used along with either the CMX6x8, CMX7262, DVSI vocoder or other third party vocoder. Note that the data and clock connections to the CMX994 may be common with the Vocoder so the data traffic on the interface is a potential source of noise / interference in the radio.

CMX7241/7341 Pin	CMX994 Pin
EPCSN	CSN
EPSI	CDATA
EPSCLK	SCLK
No connection	RDATA

Table 6 CMX994 Connections

The operation of the CMX994 is generally automatic, however specific data may be written to CMX994 registers using the pass-through mode available using register \$C8. For example if the CMX994 PLL and VCO are used in the radio design then it is necessary to programme the appropriate frequency data to the CMX994 PLL-M Divider, PLL N-Divider and VCO Control registers using the pass-through mode before attempting reception.

The CMX994A/CMX994E devices are pin compatible with CMX994 and may be used instead. In order to make use of the advanced features Program Block P6.2 should be set appropriately.

CMX994 Rx Control: \$12

Bit:	7	6	5	4	3	2	1	0
	Mix Pwr	IQ Pwr	LNA Pwr	ACR Flt2	ACR Flt1	DC Range	DIV2	DIV1

CMX994 Rx Offset: \$13

Bit:	7	6	5	4	3	2	1	0
	QDC3	QDC2	QDC1	QDC0	IDC3	IDC2	IDC1	IDC0

CMX994 Rx Gain: \$16

Bit:	7	6	5	4	3	2	1	0
	GS1	GS0	LNA Gain2	LNA Gain1	LNA Z ₀	G2	G1	G0

Yellow indicates CMX994 C-BUS bit fields that are controlled by 7x41 FI. All other registers and bit fields should be set up appropriately by the host using the pass-through write mode.

5.6.6 Hardware AGC – AuxADC1 Connection

In I/Q mode the AuxADC1 input can be used to improve the adjacent/alternate channel rejection with the addition of suitable external components (shown in Figure 6). This function provides a broadband signal detector which is used in the AGC process. This is required to prevent the DISC/ALT ADC inputs limiting internally in the presence of strong alternate channel signals, which are attenuated by the inherent filtering of the ADC.

This functionality is enabled by setting:

- Program Block P6.0:b3=1 (enable hardware AGC)
- \$C0:b6 = 1 (enable BIAS)
- \$93 = \$xx3C (AuxADC1 Enabled, averaging = 3, Routed from AuxADC input 1)
- \$95 = \$0185 (hi threshold)
- \$94 = \$0180 (lo threshold)

Note that threshold levels may need adjustment to suit particular hardware implementations.

5.6.7 RSSI Measurement (I/Q Mode)

In I/Q mode the RSSI is calculated from the signal levels present at the I and Q inputs and the AGC levels currently in use. Figure 13 shows a typical response (actual values will be dependant on the implementation and external circuits).




Figure 13 RSSI in I/Q Mode

5.6.8 RSSI Measurement (LD mode)

The AuxADC provided by the device can be used to detect the Squelch or RSSI signal from the RF section while the device is in Rx or Idle mode. This allows a significant degree of powersaving within the device and avoids the need to wake the host up unnecessarily. The host-programmable AuxADC thresholds allow for user selection of squelch threshold settings.

5.7 4FSK Modem Description

This modem can run at 4.8 / 9.6 kbps occupying a 6.25 / 12.5 kHz bandwidth RF channel. It has been designed such that, when combined with suitable RF, host controller, Vocoder and appropriate control software, it meets the requirements of the relevant standard. See http://www.arib.or.jp or https://www.nxdn-forum.com for details of these standards.

Where the standard does not specify a voice coding algorithm, the CMX618/CMX608 or CMX7262 (also available from CML) can be used as voice encoder/decoder. Alternatively, the device can be configured to act as an external Audio Codec for a third-party Vocoder, such as the AMBE+2 vocoder (running as part of the host or in dedicated hardware as the AMBE-3000 device).

5.7.1 Modulation

The 4FSK modulation scheme operates in a 6.25/ 12.5 kHz channel bandwidth an over-air bit rate of 4.8 kbps (2.4 ksymbols/s) or 9.6 kbps (4.8 ksymbols/s). RRC filters are implemented in both Tx and Rx with a filter 'alpha' of 0.2. The maximum frequency error is +/-625 Hz and the CMX7241/7341 can adapt to the maximum time-base clock drift of 2ppm over the duration of a 180-second burst. Figure 16 shows the basic parameters of the 4FSK modulation, symbol mapping and filtering requirements.

Figure 14 and Figure 15 show a transmitted PRBS waveform, as recorded on a spectrum analyser in 36kHz span and zero-span mode, having been two-point modulated using a suitable RF transmitter using 6.25 kHz / 4800 bps channel bandwidth mode.




Figure 14 4FSK PRBS Waveform - Modulation




Figure 15 4FSK PRBS Waveform - Spectrum




Figure 16 4FSK Modulation Characteristics


Note: for 4800 bps T=1/2400, for 9600 bps T=1/4800 (applicable to NXDN full-rate only).

Table 7 Modulation Deviation (NXDN)

D: b:t	Caala al	Devi	ation
Di bit	Symbol	4800 bps	9600 bps
01	+3	+1050 Hz	+2400 Hz
00	+1	+350 Hz	+800 Hz
10	-1	-350 Hz	-800 Hz
11	-3	-1050 Hz	-2400 Hz

5.7.2 Internal Data Processing

The device operates as a half-duplex device, either receiving signals from the RF circuits in Rx mode, or sourcing signals to the RF circuits in Tx mode. It also has a low power Idle mode to support battery saving protocols. The internal data processing blocks for Tx and Rx modes are illustrated in Figure 17.






Figure 17 Internal 4FSK Data Processing Blocks




Figure 18 Additional Internal Data Processing in I/Q Mode

5.7.3 Frame Sync Detection and Demodulation

The analogue signal from the receiver may be from either a CMX994 I/Q interface or a limiter/discriminator (LD) output. The signal(s) from the RF section should be applied to the CMX7241/7341 input(s) (normally the DISC input for LD Rx and DISC and ALT inputs for I/Q Rx). The signals can be adjusted to the correct level

either by selection of the feedback resistor(s) or using the CMX7241/7341 Input Gain settings. In LD mode the signal is filtered using a Root-Raised Cosine filter and Inverse Rx Sinc filter matching the filters applied in the transmitter, then passed to the AFSD (Automated Frame Sync Detector) block which extracts symbol and frame synchronisation. During this process the 4FSK demodulator and the data-processing sections that follow are dormant to minimise power consumption. When frame synchronisation has been achieved, the AFSD section is powered down and timing and symbol-level information is passed to the 4FSK demodulator, which starts decoding the subsequent data bits. The CMX7241/7341 can detect the end of a burst by scanning the received control channel fields and will automatically disable the demodulator and restart frame sync search when required, without host intervention.

In I/Q mode filtering is applied to the input signals and dc offsets are removed before an inverse tan function performs the FM demodulation function. The output of this stage has an offset depending on the frequency error of the received signal compared to the nominal frequency of the receiver. This offset is removed before RRC filtering, after which the signal chain is then the same as the LD case. In I/Q mode the CMX7241/7341 provides measurements of frequency error and RSSI (which are not available in LD mode).

A 4FSK burst begins with a 24-bit (or longer) preamble sequence followed by a 20-bit frame sync (FS1, uses the last 18 bits of P and 20 bits of SW). Payload frames contain a 20-bit frame sync (FS2, comprising 20 bits of SW). The CMX7241/7341 can scan for all frame syncs concurrently. It uses FS1 to detect the start of a transmission and can optionally use FS2 to perform 'late entry' into an existing burst. The short length of FS2 gives a high probability of false detects, so the CMX7241/7341 only accepts an incoming burst from an FS2 detect if a second FS2 is received at the correct frame spacing. Frame sync detects are reported with an FS Detect IRQ and a code in the 4FSK Modem Status register (\$C9).

Last 9 Symbols of Preamble: xx11 0111 0101 1111 1101 (\$375FD) Synchronisation Word: 1100 1101 1111 0101 (\$CDF59)

When frame synchronisation has been achieved, the 4FSK demodulator is enabled, frame sync detection is switched off and subsequent frame sync sequences embedded in the received frames are not reported.

144 bits: >24 20 16 60 144 SW SACCH FACCH1 FACCH1 LI SW LI SACCH TCH1 TCH2 TCH3 TCH4 SW LI SACCH TCH1 TCH2 TCH3 TCH4 SACCH TCH1 TCH2 TCH4 SW LI TCH3 TCH3 SW ш SACCH TCH1 TCH2 TCH4 Repeat until PTT released.... SW LI SACCH FACCH1 FACCH1

Table 8 NXDN Half Rate Frame Format – Audio Communication

Table 9 NXDN Frame Format - Data Communication

bits:	>24	20	16	348																			
	Р	SW	LI		UDCH1 or FACCH2																		

Table 10 NXDN Full Rate Frame Format – Audio Communication

bits:	>24	20	16	60				144								144							
	Р	SW	LI	SAC	SACCH			FACC	H1				•			FACC	CH1			,	ACCH1 CH4 ACCH1 CH4 ACCH1		
		SW	LI	SAC	SACCH			TCH1	1			TCH2 TCH3 T				TCH4	1						
		SW	LI	SAC	SACCH			FACC	H1		FACCH1 FACCH1					FACCH1							
		SW	LI	SAC	СН			TCH1	L			TCH:	2			TCH3	3			TCH4	1		
		SW	LI	SACCH			FACCH1 FACCH1 I			FACCH1				FACCH1									
		SW	LI	SAC	СН			TCH1	L			TCH:	2			TCH3	3			TCH4	1		
		SW	LI	SAC	СН			FACC	H1			FAC	CH1			FACC	CH1			FACC	H1		
		SW	LI	SAC	СН			TCH1	L			TCH:	2			TCH3	3			TCH4	1		
		SW	LI	SAC	СН			FACC	H1			FAC	CH1			FACO	CH1			FACC	H1		
	Repe	at un	til PT	T rele	eased																		
		SW	LI	SAC	ACCH			FACC	H1							FACCH1							

- P = Preamble (optional)
- SW = Synchronisation Word
- FS1 = 18 bits Preamble + 20 bits SW
- FS2 = 20 bits SW
- LI = LICH (Link Information Channel)
- SACCH = Slow Associated Control Channel
- FACCH1 = Fast Associated Control Channel 1 (144 bits)
- FACCH2 = Fast Associated Control Channel 2 (348bits)
- TCHx = Traffic/Payload Data (72 bits)
- UDCH1 = User Data Channel 1 (348 bits)
- In Tx and Rx mode, the Preamble and Synchronisation Word are handled automatically and do not need to be loaded by the host.
- It is possible to substitute FACCH1 blocks for TCH blocks during a call (frame stealing), in which case the vocoder should either be fed a silence frame or repeat its last data.
- Note that the CAC format is not supported.

For Class-D operation, additional formats are supported by setting \$A1:b6:

- FACCH1+G = Fast Associated Control Channel 1 (144 bits) + Guard Time (144 bits of no signal)
- FACCH3 = Fast Associated Control Channel 3 (288 bits)
- UDCH2 = User Data Channel 2 (288 bits)




Figure 19 FS Detection

5.7.4 FEC and Coding

The CMX7241/7341 implements all CRCs, convolutional codes, interleaving and scrambling required by the selected standard. Any CRC failures in control channel fields or coded data blocks are indicated when transferring the decoded fields or data to the host. This relieves the host of a substantial processing load and has the added advantage of reducing the complexity and timing constraints of interfacing between the host, vocoder and CMX7241/7341.

Frame type	Un-coded data bits	Coded data bits	Notes:
	(C-BUS interface)	(over-air)	
LICH	7	16	
SACCH	8 + 18	60	Radio Access Number in the SU field
FACCH1	80	144	
FACCH2	8 + 176	348	Radio Access Number in the SU field
UDCH1	8 + 176	348	Radio Access Number in the SU field
TCHx	72	72	Coding applied by vocoder
FACCH3	160	288	Class-D only
UDCH2	160	288	Class-D only

Table 11 NXDN Frame Types

Note: If the "Soft data" function is enabled, in Rx mode (\$A1:b4), TCHx data will be reported as a 4-bit LLR code per data bit (suitable for decoding by the AMBE+2 vocoder).

5.7.5 Voice Coding

Where allowed by the standard selected, a CML CMX618/CMX608 RALCWI or CMX7262 TWELP vocoder can be used under the control of the CMX7241/7341. The CMX7241/7341 provides an auxiliary SPI/C-BUS port (which may be shared with CMX994) which is used to issue control commands and transfer voice payload data directly to the vocoder, minimising the loading on the host controller during voice calls.

Alternatively (and specifically for NXDN operation), the CMX7241/7341 can support any third-party vocoder by routing voice payload data over the main C-BUS interface and through the host. In this mode, all vocoder control and data transfers must be managed by the host.

Voice payload data transferred to the vocoder in Rx mode always uses soft decision (4-bit log-likelihood ratio) format. This option is also available for voice payload data routed to the host, although it increases the required data transfer rate over C-BUS by a factor of four.

5.7.6 Radio Performance Requirements

For optimum performance, the signal should not be significantly degraded by filters that are excessively narrow and/or cause significant group delay distortion. Care should be taken in interfacing the device to the radio circuits to maintain the frequency and phase response (both low and high end), in order to achieve optimum performance. Test modes are provided to assist in both the initial design and production set-up procedures.

Further information and application notes can be found at http://www.cmlmicro.com.

5.8 Audio/Voice Functions

5.8.1 Microphone

A microphone may be directly connected to the MIC input, which is configured as an op amp with the positive input tied to VBIAS. This allows the gain and frequency response to be set by selecting appropriate values of C15, C16 and R9, R10. The device includes a programmable gain stage which can either be set by the host by writing to the Input Gain and Signal Routing Register (\$B1) or can be left for the device to control as part of the Voice AGC functionality.

5.8.2 Speaker

A speaker amplifier may be connected to the AUDIO output. The signal level on this pin can be controlled using the Analogue Output Gain Register (\$B0).

5.8.3 Modulation

Two separate modulation outputs are provided (MOD1, MOD2) with independent level controls to facilitate 2-point modulation systems. Alternatively, the same outputs may be configured to drive an I/Q modulator. I/Q Tx mode is not suitable for Analogue FM channel operation. In digital modes, the symbol level may be adjusted to suit the selected standard using the \$C3 register. Tx and Rx I/Q operation is selected using P6.0.

5.8.4 Audio / Voice processing

All the necessary processing blocks to support analogue FM voice for 12.5 or 25kHz channel operation are provided to support ETSI 300 086 and TIA 603 compatible systems. This includes:

- 300 Hz HPF to reject sub-audible signalling
- Pre emphasis and de-emphasis
- Channel filtering for 12.5 or 25kHz channels
- Programmable Limiter (works in concert with the Voice AGC)

In addition, frequency inversion voice scrambler and a voice compander are also provided.

The analogue signal levels must be set so as not to overload the internal processing blocks. In particular, preemphasis and de-emphasis processing will boost signals by up to 10dB, depending on their frequency. Threshold levels for the Voice AGC and Tx Limiter functions are host programmable.

5.8.5 Sub-Audio Signalling

A 51-tone CTCSS and 83-code DCS encoder / decoder is provided which meets the requirements of TIA 603. Reverse tone burst and Squelch Tail Elimination are supported.

5.8.6 In-band Signalling

- A fully flexible Selcall Tone encoder/decoder with host programmable tones is provided. By default the CCIR tone set is enabled
- A 1200/2400 bps FFSK modem that meets the requirements of MPT1327 is available. This
 provides simultaneous detection of up to four different sync sequences, all of which are host
 programmable
- A standard DTMF generator/decoder is provided
- A general purpose audio tone generator is also available for generating "ring-tones", confidence tones or key beeps etc.

Note that enabling more than one in-band signalling format simultaneously may lead to false detects on any one of them, and increase power consumption.

6 Detailed Descriptions

6.1 Xtal Frequency

The CMX7241/7341 is designed to work with an external frequency source of 19.2 MHz. For other values, contact CML Customer support.

Program Register Frequency Source (MHz) 19.2 P3.14 GP timer \$0018 P3.15 VCO output and \$0099 AUX clk divide P3.16 MainCLK Init \$4F51 P3.17 MainCLK Lock \$0267 Time P3.18 MainCLK0 \$43B1 P3.19 ō MainCLK1 \$0019 ž P3.20 MainCLK2 \$0040 P3.21 VCO output and \$0140 AUX clk divide Internal ADC/DAC P3.22 \$0008 clk divide

Table 12 Xtal/Clock Frequency Settings for Program Block 3

6.2 Host Interface

A serial data interface (C-BUS) is used for command, status and data transfers between the CMX7241/7341 and the host microcontroller; this interface is compatible with microwire and SPI. Interrupt signals notify the host microcontroller when a change in status has occurred and the microcontroller should read the status register across the C-BUS and respond accordingly. Interrupts only occur if the appropriate mask bit has been set. See section 6.6.2.

The CMX7241/7341 will monitor the state of the C-BUS registers that the host has written-to every 250 μ s (the C-BUS latency period) hence it is not advisable for the host to make successive writes to the same C-BUS register within this period.

6.2.1 C-BUS Operation

This block provides for the transfer of data and control or status information between the CMX7241/7341's internal registers and the host microcontroller over the C-BUS serial interface. Each transaction consists of a single address byte sent from the microcontroller which may be followed by one or more data byte(s) sent from the microcontroller to be written into one of the CMX7241/7341's Write Only Registers, or one or more data byte(s) read out from one of the CMX7241/7341's Read Only Registers, as shown in Figure 20.

Data sent from the microcontroller on the CDATA (Command Data) line is clocked into the CMX7241/7341 on the rising edge of the SCLK (Serial Clock) input. RDATA (Reply Data) sent from the CMX7241/7341 to the microcontroller is valid when the SCLK is high. The CSN line must be held low during a data transfer and kept high between transfers. The C-BUS interface is compatible with most common microcontroller serial interfaces and may also be easily implemented with general purpose microcontroller I/O pins controlled by a simple software routine.

The number of data bytes following an address byte is dependent on the value of the Address byte. The most significant bit of the address or data is sent first. For detailed timings see section 7.2. Note that, due to internal timing constraints, there may be a delay of up to 250 μ s between the end of a C-BUS write operation and the device reading the data from its internal register.

©2021 CML Microsystems Plc Page 38 D/7241/7341 FI-3/3




Figure 20 C-BUS Transactions

Notes:

- 1. For Command byte transfers only the first 8 bits are transferred (\$01 = Reset).
- 2. For single byte data transfers only the first 8 bits of the data are transferred.
- 3. The CDATA and RDATA lines are never active at the same time. The Address byte determines the data direction for each C-BUS transfer.
- 4. The SCLK input can be high or low at the start and end of each C-BUS transaction.
- 5. The gaps shown between each byte on the CDATA and RDATA lines in the above diagram are optional, the host may insert gaps or concatenate the data as required.

6.3 Function Image™ Loading

The Function Image™ (FI), which defines the operational capabilities of the device, may be obtained from the CML Technical Portal, following registration. This is in the form of a 'C' header file which can be included into the host controller software. The maximum possible size of Function ImageTM is 96 kbytes, although a typical FI will be less than this. Note that the BOOTEN pins are only read at power-on or following a C-BUS General Reset or a reset via the RESET pin and must remain stable throughout the FI loading process. Once the FI load has completed, the BOOTEN pins are ignored by the CMX7241/7341 until the next power-up or C-BUS General Reset.

The BOOTEN pins are both fitted with internal low current pull-down devices.

For C-BUS load operation, both pins should be pulled high by connecting them to DVDD either directly or via a 220k resistor (see Figure 21).

Once the FI has been loaded, the CMX7241/7341 will report the following information:

- \$C5 = Product Ident Code (\$7241 or \$7341)
- \$C9 = FI version code (1xxx)
- \$A9, \$AA = Block 2 Checksum
- \$B8, \$B9 = Block 1 Checksum

The host should verify the checksum values with those published with the Function Image file downloaded from the CML Technical Portal.

The device waits for the host to load the 32-bit Device Activation Code through C-BUS register \$C8. Once activated, the device initialises fully, enters idle mode and becomes ready for use, and the Programming flag (bit 0 of the Status register) will be set.

Once the FI has been activated, the checksum, product identification and version code registers are cleared and these values are no longer available. If an invalid activation code is loaded, the device will report the value \$DEAD in register \$A9 and must be reset via the dedicated RESET pin (if used) or power-cycled before an attempt is made to re-load the FI and re-activate.

Both the Device Activation Code and the checksum values are available from the CML Technical Portal.

	BOOTEN2	BOOTEN1	Notes:
C-BUS Host load	1	1	FIFO mode (or single word mode)
Multi-Serial Memory load	1	0	Flexible address mode
Serial Memory load	0	1	Compatible with CMX7141
No FI load	0	0	

Table 13 BOOTEN Pin States

Note: Following a reset, the contents of the device should be verified using the CRC check facility, and reloaded if required.

6.3.1 FI Loading from Host Controller

The Function Image™ can be included with the host controller software for download into the CMX7241/7341 at power-up over the C-BUS interface. This is done by writing the FI data into the Tx FIFO Data register (\$79) which supports streaming operation. The BOOTEN1/2 pins must first be set to the C-BUS load configuration and the device then powered up or Reset before the FI data is sent over C-BUS.

When using the recommended 19.2 MHz clock source for XTAL/CLK input, the device can accommodate the host continuously streaming data to the Tx FIFO at the maximum SCLK rate of 10 MHz, therefore it is not

necessary to monitor the FIFO level registers during this operation. FI download time is limited only by the clock frequency of the C-BUS. With a 10 MHz SCLK it should take less than 250 ms to complete even when loading the largest possible Function Image TM .

The CMX7241/7341 memory can be protected against brownout or other forms of corruption. This protection is applied automatically in the 7241/7341 FIs, however when using legacy 7131/7141 FIs, this should be applied during the process of FI loading. To apply protection, the host must write the value \$007F to C-BUS register \$A0 after the last data block is loaded and before sending the activation block which ends the loading of the FI.

©2021 CML Microsystems Plc Page 41 D/7241/7341 FI-3/3




Figure 21 FI Loading from Host

If the main clock frequency (at the XTAL/CLK pin) is slower than the C-BUS clock then the host will need to manually increase the internal MainCLK speed (contact CML Customer Support for details). The device does not take any action until BOTH length and address have been written to the FIFO, so writing the length and then polling for 'FIFO level = 0' will NOT work.

Block 3 (Activate) may also be loaded using the Tx FIFO mechanism. However, in this case, the PRG flag will not be set when the operation has completed, so the host must implement a fixed delay or poll the \$C5 register until the Device Ident Code appears, before the checksum values can be read.

6.3.2 FI Loading from Host with CMX7262

When using the CMX7262 under direct control of the CMX7241/7341, it is necessary to also load the CMX7262 with its own FI. This can be accomplished by providing the CMX7262 with its own serial flash storage locally (see the CMX7262 Datasheet for details), or over the host C-BUS connection after completing the initial device FI load by making use of an additional download mode (note that this is not possible if the Auxiliary Serial Port is in the "split" / "alternate" mode — see section 4.4). This is enabled by changing the Block 3 ACTIVATE_ptr from \$4010 to \$400E. In this mode any further data blocks received are transferred through the device to the connected CMX7262.

Following the download of the modified activation block pointer the boot checksums may be verified to confirm that the CMX7241/7341 Function Image™ was correctly transferred. Following this, the next blocks may be transferred across the C-BUS interface in a similar manner – these will be the sections from the CMX7262 Function Image™. Upon receiving the 2nd Activation Pointer (that of the CMX7262) the boot checksums will be available to be read. They will be read from the CMX7241/7341 registers \$AA:\$A9 and \$B9:\$B8 but will be the checksums of the CMX7262 Function Image™ blocks which were transferred.

Upon successful read-back of the checksums the host may proceed to load the CMX7241/7341 activation codes. Alternatively, a combined Function Image maybe supplied as a single .h file suitably pre-formatted for download – contact CML Application Support for details.

©2021 CML Microsystems Plc Page 43 D/7241/7341 FI-3/3




Figure 22 FI Loading (including CMX7262)

Blocks 1, 2 and 3 are provided from the 7241/7341FI-3.x file, but with Block 3 ACTIVATION_ptr set to \$400E. Blocks 4, 5 and 6 are provided from the 7262FI-1.x file with the Block 6 ACTIVATION_ptr set to \$4010.

6.4 Direct Vocoder Control Interface

An auxiliary SPI/C-BUS interface is provided which allows the CMX6x8 or CMX7262 to be directly controlled by the CMX7241/7341 without the need for the host to intervene. This is accomplished by using an additional Chip Select pin (SSOUT). The CMX7241/7341 Auxiliary SPI/C-BUS interface bus should be connected to the C-BUS interface on the vocoder using the SSOUT pin as the CSN signal for the CMX6x8/CMX7262 running in C-BUS mode. Selection of the auxiliary SPI/C-BUS port mode is made using Program register P2.0:b3-0. The initialisation and operational settings of the CMX6x8/CMX7262 should be programmed by the host into the CMX7241/7341 Program Block 1 on power-up. These values will be written to the defined registers in the Vocoder at:

- Initialisation
- Idle mode
- Rx mode
- Tx mode.

Mic Gain and Speaker Gain commands may be sent to the Vocoder whenever the CMX7241/7341 is in Rx or Tx mode. The DTX and VAD modes of the CMX6x8 are not supported in 7241/7341FI-3.x. DTMF Mode 1 (transparent) is supported. The default settings for the CMX6x8 are:

- 4-frame packet (80 ms) with FEC no STD, no DTMF
- 2.4k bps with FEC
- Internal sync
- Throttle = 1
- Internal codec
- IRQ disabled
- Soft-coded data bits.

The connections for the CMX6x8 Vocoder are shown Table 14. The alternate pin arrangement is enabled by setting P6.1:b15.

CMX7241 (P6.1:15 = 0)	CMX7241/7341 alt (P6.1:15 = 1)	CMX6x8/CMX7262 pin
SSOUT	SSOUT	CSN
EPSI	GPIOA	CDATA
EPSO	EPSO	RDATA
EPSCLK	GPIOB	CLK
No connection	No connection	IRQN (tied to V_{DD} via $100k\Omega$ resistor).

Table 14 CMX6x8/CMX7262 Vocoder Connections

Figure 23 shows one possible implementation of the CMX7241/7341 combined with a CMX618, a host microcontroller and suitable RF sections to provide a digital PMR radio. The bold lines show the active signal paths in Rx and Tx respectively.




Figure 23 Digital Voice Rx and Tx Blocks

The paralleling of the microphone and speaker connections between the CMX618 and the CMX7241/7341 is only required if the CMX7241/7341 is also to provide analogue PMR functionality. Otherwise, the microphone and speaker should be connected to the CMX618 only. The CMX618 RALCWI Vocoder provides an on-chip audio and voice codec, but alternatively a CMX608 device could be used along with an external audio codec. Voice payload data is transferred directly from and to the CMX618 by the CMX7241/7341. Note that the CMX618 Audio output does not have a high impedance mode, therefore an external analogue switch is required to isolate it when the CMX7241/7341 AUDIO output is in use.

6.5 External Codec Support

6.5.1 DVSI Vocoder Interface

If the DVSI AMBE-3000 vocoder (or other third-party vocoder) is used all radio channel data will need to be transferred over the main C-BUS through the host. In this case the Vocoder Enable Program registers (P6.1) must be set appropriately to respond correctly to the incoming data fields and the SPI-Codec ENA bit (\$A0 bit 0) should be set to 1.


The connections for the AMBE3000 vocoder from DVSI to enable it to use the CMX7241/7341 as the PCM audio codec are shown in Table 15. The alternate configuration is enabled by setting P6.1:b15.

CMX7241 (P6.1:b15 = 0)	CMX7341 (P6.1:b15 = 1)	AMBE3000 pin
SSOUT	SSOUT	SPI_STE
EPSI	GPIOA SPI_RX_DATA	
EPSO	EPSO	SPI_TX_DATA
EPSCLK	GPIOB	SPI_CLK and SPI_CLK_IN.

Table 15 DVSI Vocoder Connections

6.5.2 Support for I²S Mode

The device can support I2S interfaces in mono, 16-bit mode only, for transmitting and receiving audio codec data using the SPI bus. This mode is selected in the programming register (see section 8.3.7). The diagram below shows typical transmit waveforms.



6.6 Device Control

The CMX7241/7341 can be set into the relevant mode to suit its environment. These modes are described in the following sections and are programmed over the C-BUS: either directly to operational registers or, for parameters that are not likely to change during operation, via the Programming register (\$C8). For basic operation:

- (1) Enable the relevant hardware sections via the Power Down Control register
- (2) Set the appropriate Program registers to the desired state (especially the Protocol Select field)
- (3) Set the appropriate mode registers to the desired state
- (4) Select the required signal routing and gain
- (5) Use the Mode Control register to place the device into Rx or Tx mode.

To conserve power when the device is not actively processing a signal, place the device into Idle mode. This will also command the CMX6x8 to enter powersaving mode as well. Additional powersaving can be achieved by disabling any unused hardware blocks, however, care must be taken not to disturb any sections that are

automatically controlled. Note that the BIAS block must be enabled to allow any of the Input or output blocks to function.

See:

- Power Down Control \$C0 write
- Mode Control SC1 write
- 4FSK Modem Configuration \$A1 write

6.6.1 General Notes

In normal operation, the most significant registers, in addition to the TxData and RxData blocks, are:

- Mode Control \$C1 write
- IRQ Status \$C6 read
- Analogue Output Gain \$B0 write
- Input Gain and Signal Routing \$B1 write
- Analogue Mode \$C2 write
- Analogue Control \$C3 write.

Setting the Mode register to either Rx or Tx will automatically increase the internal clock speed to its operational speed and bring the CMX6x8 out of its powersave mode. Setting the Mode register to Idle will automatically return the internal clock to a lower (powersaving) speed. To access the Program Blocks (through the Programming register, \$C8) the device MUST be in Idle mode.

Under normal circumstances the CMX7241/7341 manages the Main Clock Control automatically, using the default values loaded in Program Block 3.

6.6.2 Interrupt Operation

The CMX7241/7341 will issue an interrupt on the IRQN line when the IRQ bit (bit 15) of the IRQ Status register and the IRQ Mask bit (bit 15) are both set to 1. The IRQ bit is set when the state of the interrupt flag bits in the IRQ Status register change from 0 to 1 and the corresponding mask bit(s) in the Interrupt Mask register is(are) set. Enabling an interrupt by setting a mask bit $(0\rightarrow 1)$ after the corresponding IRQ Status register bit has already been set to 1 will also cause the IRQ bit to be set.

All interrupt flag bits in the IRQ Status register, except the Programming Flag (bit 0), are cleared and the interrupt request is cleared following the command/address phase of a C-BUS read of the IRQ Status register. The Programming Flag bit is set to 1 only when it is permissible to write a new word to the Programming register.

See:

- IRQ Status \$C6 read
- Interrupt Mask \$CE write.

Continuous polling of the Status register (\$C6) is not recommended due to both the increase in response time, host loading and potential digital noise generation due to bus activity. If the host cannot support a fully IRQ driven interface then it should route the IRQ signal to a host I/O pin and poll this pin instead.

6.6.3 Signal Routing

The CMX7241/7341 offers a flexible routing architecture, with three signal inputs, a choice of two modulator configurations (to suit two-point modulation or I/Q schemes) and a single audio output.

See:

- Input Gain and Signal Routing \$B1 write
- Mode Control \$C1 write

The analogue gain/attenuation of each input and output can be set individually, with additional Fine Attenuation control available via the Programming registers in the CMX7241/7341. The Mic. and Speaker gains are set by the CMX6x8, which is controlled through the Analogue Control - \$C3 write register of the CMX7241/7341.

See:

- Analogue Output Gain \$B0 write (MOD1 and 2)
- Input Gain and Signal Routing \$B1 write (DISC input, MOD1 and 2)
- Analogue Control \$C3 write (CMX6x8/CMX7262 Mic. and Speaker).

In common with other FIs developed for the CMX7241/7341, this device is equipped with two signal processing paths. Input 1 should be routed to any of the three input sources (ALT, DISC or MIC) which should be connected to the radio's discriminator output. The internal signals Output 1 and Output 2 are used to provide either two-point or I/Q signals and should be routed to the MOD1 and MOD2 pins as required.

In digital formatted modes the microphone and speaker paths are automatically re-routed to the Vocoder when appropriate. This routing is controlled by the data field in the Header Block, which indicates whether the payload is speech data, and the Vocoder Disable bit in the 4FSK Modem Configuration register, \$A1.

6.6.4 Mode Control

The CMX7241/7341 operates in one of these operational modes:

- Idle
- Rx
- Tx
- Rx with CMX994 I/Q Cal.
- Rx with CMX994 Powersave

After FI activation the device will automatically enter Idle mode, which allows maximum powersaving whilst still retaining the capability of monitoring the AuxADC inputs (if enabled). It is only possible to write to the Programming register whilst in Idle mode.

See:

Mode Control - \$C1 write.

GPIO1 and GPIO2 pins (RXENA and TXENA) reflect bits 0 and 1 of the Mode Control register, as shown in Table 16. These can be used to drive external hardware without the host having to intervene. There are also two additional GPIO pins that are programmable under host control.

Table 16 Device Mode Selection

Mode Control	Modem Mode		nnected to /dd	R20,R21connected to DVss		
(\$C1) b3-0		TXENA	RXENA	TXENA	RXENA	
0000	Idle – Low Power Mode	1	1	0	0	
0001	Rx	1	0	0	1	
0010	Тх	0	1	1	0	
0011	reserved	Х	х	х	х	
0100	reserved	1	1	0	0	
0101	Rx with CMX994 I/Q Cal.(I/Q mode only)	1	0	0	1	
1001	Rx with Powersave (I/Q mode only)	1	0	1	0	
others	reserved	х	X	X	х	

Table 17	VECK	Modem	Control	Selection
Table 17	4F3K	woaem	Control	Selection

Mode Control (\$C1) b7-4	Rx	Tx
0000	Rx Idle	Tx Idle
0001	Rx 4FSK Formatted	Tx 4FSK Formatted
0010	Rx Raw	reserved
0011	Rx 4FSK EYE	Tx 4FSK PRBS
0100	Rx Pass-through Mode	Tx 4FSK Preamble
0101	Rx 4FSK PRBS	Tx 4FSK Mod Set-up
0110	Sync	Test
0111	Reset/Abort	Reset/Abort
1xxx	reserved	reserved

Table 18 Analogue Mode Selection

b15	b14	b13	b12	b11	b10	b9	b8
Voice	Tone	Sub-Audio	res	Scrambler	Selcall	DTMF	FFSK

In Rx, both Analogue and Digital modes maybe selected at the same time, however, to achieve best performance and power consumption, once an activity in a particular mode has been detected (as indicated by the IRQ, Digital and Analogue status registers, \$C6, \$C9, \$9B, and \$CC), the others should be disabled. Detection of a 4FSK frame sync will automatically disable analogue functionality, and in-band or sub-audio detections will automatically disable 4FSK digital functionality.

In Tx, only one mode should be selected at any one time, with the exception of Sub-Audio, which may be enabled in conjunction with any other analogue mode.

The Modem Mode bits and the Mode Control bits should be set together in the same C-BUS write.

6.6.5 Tx Mode 4FSK Formatted

In Tx formatted mode operation (\$C1, Mode Control = \$0012), the host should write the initial Message Info data block to the C-BUS TxData registers and set the Modem Mode to Formatted and the Control bits to Tx. The preamble and frame sync are transmitted automatically followed by the coded Message frame contents. As soon as the Message Info data block has been read from the C-BUS TxData registers, the 'Data Ready' IRQ is asserted and the next block of control channel or payload data may be loaded. If the Message Info fields indicate that the burst is a voice call, and use of the CMX6x8/CMX7262 vocoder has been enabled, encoded voice data will be taken from it directly for transmission over-air.

At the end of the call, the host should load control channel fields for the final frame with the SACCH "Message Classification" field set to "Idle", and the FACCH1 "Message Classification" field set to "Clearing". The CMX7241/7341 will issue a "TxDone" IRQ when the frame has been sent and the host can then safely place the device into IDLE mode (\$C1, Modem Control = \$0000).

A typical NXDN host Tx sequence is:

- 1. Load TxData registers with LICH (7 bits) and SACCH (26 bits) for "Idle"
- Set Modem Control = TxFormat, Modem Mode = Tx
 (Device will start transmission of Preamble and SW followed by contents of TxData registers)
- 3. Wait for DataReady IRQ
- 4. Load TxData registers with first part of FACCH1 (40 bits)
- 5. Wait for DataReady IRQ

- 6. Load TxData registers with second part of FACCH1 (40 bits)
- 7. Wait for DataReady IRQ
- 8. Load TxData registers with first part of FACCH1 (40 bits)
- 9. Wait for DataReady IRQ
- 10. Load TxData registers with second part of FACCH1 (40 bits)
- 11. Wait for DataReady IRQ
- 12. Load TxData registers with LICH (7 bits) and SACCH (26 bits) for "Audio"
- 13. Wait for DataReady IRQ
- 14. Load TxData registers with TCH data (72 bits)
- 15. Wait for DataReady IRQ
- 16. Load TxData registers with TCH data (72 bits)
- 17. Wait for DataReady IRQ
- 18. Load TxData registers with TCH data (72 bits)
- 19. Wait for DataReady IRQ
- 20. Load TxData registers with TCH data (72 bits)
- 21. Wait for DataReady IRQ
- 22. ...repeat from 12 with the SACCH data set appropriately
- 23. Load TxData registers with LICH (7 bits) and SACCH (26 bits) for "Clearing"
- 24. Wait for DataReady IRQ
- 25. Load TxData registers with FACCH1 data (40 bits)
- 26. Wait for DataReady IRQ
- 27. Load TxData registers with FACCH1 data (40 bits)
- 28. Wait for DataReady IRQ.
- 29. Load TxData registers with FACCH1 data (40 bits)
- 30. Wait for DataReady IRQ
- 31. Load TxData registers with FACCH1 data (40 bits)
- 32. Wait for DataReady IRQ.

After the last data bit has left the modulator a "TxDone" IRQ will be asserted. At this point it is now safe for the host to change the Modem Control and Modem Mode to IDLE (\$C1, Modem Control = \$0000) and turn the RF transmitter off.

A typical host Tx sequence for Data Communications is:

- 1. Load TxData registers with LICH (7 bits) for "10 01 11 0"
- 2. Set Modem Control = TxFormat, Modem Mode = Tx
- 3. (Device will start transmission of Preamble and SW followed by contents of TxData registers)
- 4. Wait for DataReady IRQ
- 5. Load TxData registers with first part of UDCH1 (72 bits) this includes the SU field

- 6. Wait for DataReady IRQ
- 7. Load TxData registers with second part of UDCH1 (72 bits)
- 8. Wait for DataReady IRQ
- 9. Load TxData registers with third part of UDCH1 (40 bits)
- 10. Wait for DataReady IRQ
- 11. Load TxData registers with LICH (7 bits) for "10 01 11 0"
- 12. ...repeat from 4
- 13. Load TxData registers with LICH (7 bits) for "10 01 01 0"
- 14. Wait for DataReady IRQ
- 15. Load TxData registers with FACCH2 data (72 bits)
- 16. Wait for DataReady IRQ
- 17. Load TxData registers with FACCH2 data (72 bits)
- 18. Wait for DataReady IRQ.
- 19. Load TxData registers with FACCH2 data (40 bits)
- 20. Wait for DataReady IRQ

After the last data bit has left the modulator a "TxDone" IRQ will be asserted. At this point it is now safe for the host to change the Modem Control and Modem Mode to IDLE (\$C1, Modem Control = \$0000) and turn the RF transmitter off.

A typical host Tx sequence for Data Burst is:

- 1. Load TxData registers with LICH (7 bits) for "10 11 11 0"
- 2. Set Modem Control = TxFormat, Modem Mode = Tx
- 3. (Device will start transmission of Preamble and SW followed by contents of TxData registers)
- 4. Wait for DataReady IRQ
- 5. Load TxData registers with first part of UDCH2 (72 bits) this includes the SU field
- 6. Wait for DataReady IRQ
- 7. Load TxData registers with second part of UDCH2 (72 bits)
- 8. Wait for DataReady IRQ
- 9. Load TxData registers with third part of UDCH1 (72 bits)
- 10. Wait for DataReady IRQ
- 11. Load TxData registers with fourth part of UDCH2 data (36 bits + 4 bits padding)
- 12. Wait for DataReady IRQ

After the last data bit has left the modulator a "TxDone" IRQ will be asserted. At this point it is now safe for the host to change the Modem Control and Modem Mode to IDLE (\$C1, Modem Control = \$0000) and turn the RF transmitter off.

The CMX7241/7341 will attempt to identify the end of the data burst by the contents of the burst, however the host can also inform the device directly by using the Block ID value of 00₂ on the final data transfer. This

will automatically terminate the transmission once the final symbol of the data has been transmitted, and inhibit any "Tx Underrun" indication.

The procedure for DCR and T102 is very similar, using the appropriate values for the LICH/RICH and SACCH fields.

6.6.6 Tx Mode PRBS

In PRBS mode (\$C1, Mode Control = \$0032) the preamble and frame sync are transmitted automatically followed by a PRBS pattern conforming to ITU-T O.153 (para. 2.1) giving a 511-bit repeating sequence.

6.6.7 Tx Mode Preamble

In Preamble mode (\$C1, Mode Control = \$0042) the preamble sequence [+3 +3 -3 -3] is sent continually. This can be used to set up and adjust the RF hardware.

6.6.8 Tx Mode Mod Set-up

In Mod Set-up mode (\$C1 = \$0052\$) the output depends on the selected Tx modulation type. In two-point mode, a repeating sequence of eight +3 symbols followed by eight -3 symbols is sent, and in I/Q mode a continuous sequence of +3 symbols is sent. This can be used to set up and adjust the RF hardware.

6.6.9 Tx Mode Test

In Test mode, simple test waveforms are generated by loading the TxData4 (\$CB) register with the required bit pattern.

6.6.10 Tx Sequencer

The Tx Sequencer provides an automated way of executing a sequence of actions, thus reducing timing constraints placed on the host. It is controlled by setting b15 in the 4FSK Modem Configuration register (\$A1) to 1. If enabled, it will automatically start executing its sequence of transmit actions when the CMX7241/7341 is placed in Tx mode. The timing values for each action can be set in P3.0 to P3.12 and are defined in increments of $250\mu s$. The RAMDAC will ramp (up and down) over a period defined by the configuration in P3.13 (RAMDAC scan time configuration).

For digital Tx modes the CMX7241/7341 will be prevented from modulating data until the Modulation Start Delay has elapsed. For analogue Tx modes the signal will initially be muted for this period, at which point any buffered FFSK data will begin to modulate. Tone generation will not be possible during this start delay time therefore tone generation commands should be delayed until the Modulation Start Delay timer has expired. Expiry of the timer is indicated by the raising of the Sequencer Event IRQ (\$C6:b2) and setting of the Sequencer Start event flag (b10) of the 4FSK Modem Status register (\$C9).

The Tx Sequencer may also directly take control of the GPIOA and GPIOB signals if required – setting them high for the duration of the active mode. This is enabled by selecting the appropriate bit in P6.0:b13,12. The delay timers for controlling each GPIO signal transition are set individually.

In digital Tx modes the sequencer ends automatically with the detection of the end of data burst within the payload block. While in analogue Tx mode FFSK data will also automatically end the sequencer following detection of the last data to be transmitted. The Tx Sequencer can also be forced to execute the "end" actions by writing Tx Sequencer Release (\$B000) to AuxFunction Control (\$A8). This can be used to end the sequence when analogue Tx modes are used (without FFSK, for instance).

Following completion of the last sequencer action (TXENA inactive) the Sequencer Event IRQ is asserted with the Sequencer End event flag (b11) being set in the 4FSK Modem Status register (\$C9) and the device is automatically returned to its previous mode.

It is important that the RAMDAC ramp down completes by the end of the sequencer event. This can be confirmed by also verifying that the Ramp flag (b12) of \$C9 – 4FSK Modem Status is clear when the Sequencer (End) event IRQ is raised. This can be accomplished by either increasing the Tx ENA inactive delay timer or decreasing the RAMDAC scan time.




Figure 24 Tx Sequencer Delay Timers

6.6.11 Rx Mode Formatted

In Rx Formatted mode operation (\$C1, Mode Control = \$0011), the CMX7241/7341 will automatically start searching for frame synchronisation. When a valid frame sync sequence is detected, an 'FS detect' IRQ is asserted and the data demodulator is enabled. If the burst is then accepted a 'Called' IRQ is asserted and the first data block is loaded into the C-BUS RxData registers with a 'Data Ready' IRQ. FS1 is indicated when a Preamble + SW is detected, FS2 is indicated if only a SW is detected. If the control channel fields indicate that the burst is a voice call, and use of the CMX6x8 vocoder has been enabled, received payload data will be sent to it directly for decoding. Otherwise payload data is loaded into the C-BUS RxData registers with a 'Data Ready' IRQ to indicate when each new block is available. If 'soft' data mode has been selected, the payload data is encoded in 4-bit log-likelihood-ratio format and the host must be able to service the 'Data Ready' IRQs and RxData registers at four times the normal rate to avoid overflow. The device will continue demodulating the input signal until the host resets the Mode bits to Tx or IDLE, or the modem detects the end of a call and restarts the framesync search automatically.

6.6.12 Rx Mode Raw

Rx Mode Raw is included in this FI to facilitate BER measurements. In this mode (\$C1, Mode Control = \$0021), once a valid Frame Sync has been detected, all following data received is loaded directly into the C-BUS RxData registers. This continues until the host exits Rx Raw mode, even if there is no valid signal at the input. On exiting Rx Mode Raw, there may be a DataRdy IRQ pending which should be cleared by the host. Note that Raw Mode operation always requires the incoming data to be preceded with a valid Preamble and Frame Sync pattern in order to derive timing information for the demodulator. The device will update the C-BUS RxData registers with Rx payload data as it becomes available. The host MUST respond to the DataRDY IRQ before the RxData registers are over-written by subsequent data from the modem.

6.6.13 Rx Mode Eye

In Rx 4FSK EYE mode (\$C1 = \$0031), the filtered received signal is output at the MOD1 pin as an 'eye' diagram for test and alignment purposes. A trigger pulse is output at the MOD2 pin to allow viewing on a suitable oscilloscope. The trigger pulse is generated directly from the receiver xtal source, not from the input signal.

6.6.14 Rx Pass-through Mode

Rx Pass-through mode (\$C1 = \$0041) is very similar to Rx Mode Eye as described in section 6.6.13. However the output at the MOD1 pin is the flat, unfiltered signal. A trigger pulse is output at the MOD2 pin to allow viewing on a suitable oscilloscope. The trigger pulse is generated directly from the receiver xtal source, not from the input signal.




Figure 25 Frequency Response for Rx Pass-through Mode

6.6.15 Rx 4FSK PRBS Test Mode

Rx 4FSK PRBS Test Mode (\$C1 = \$0051) provides a built-in method for measurement of bit error rate. The expected input is a 4FSK signal transmitting a constantly repeating PN9 sequence – as defined in ITU-T O.153. This produces a bit sequence which repeats every 511 bits. The bit rate of the transmitted data must match the configured receiver mode. No additional preamble, framing or other formatting is expected within the bitstream.

In this mode, the normal frame sync detection is replaced with detection of a fixed portion of the PN9 sequence and raises the FS1 IRQ when it is detected.

The test mode counts bit errors in the following received data over blocks of 4096 bits. Once enough bits have been received a Data Ready IRQ is raised, indicating that an updated bit error count is available. This may be read via the AuxData registers (\$A9 / \$AA) using the steering nibble \$F, selected in the Aux Config (\$CD) register.

The block measurements continue until the PRBS test mode is cleared. A longer term measurement may be produced by the accumulation or averaging of several block measurements.

If the sync is lost it may be re-aquired by clearing and re-entering the PRBS Test Mode to restart the receiver.

During the PRBS test mode the RxData registers are not updated and the data received is not available.

6.6.16 Rx Mode with CMX994 AGC (I/Q Mode only)

By default, when receiving in I/Q Mode the device will control its internal analogue gain and the gain of the CMX994 in order to keep the received I/Q signals within an acceptable dynamic range. This AGC feature may be disabled using Program Block P6.0 (I/Q AGC function), in which case any setup that the host has made of the CMX994 will determine its gain, with the input gain of the device being controlled using the Input Gain and Signal Routing - \$B1 write register.

It is important to ensure that the dc offset on the I/Q signals is small, otherwise the AGC function will interpret the dc as a large received signal and never select maximum gain. This problem can be addressed by calibrating the CMX994 as described in section 6.6.17.

6.6.17 Rx Mode with CMX994 I/Q Cal (I/Q Mode only)

When receiving, the device will estimate and remove the dc error present in the I/Q signals from a CMX994 receiver. However, it is necessary to calibrate the CMX994 so that the magnitude of the dc offsets present is

as small as possible. Selecting Rx mode with CMX994 I/Q Cal (\$C1, Mode Control b3-0 = \$5) causes the device to measure the dc offset on the DISC and ALT input pins and to control the CMX994 receiver to minimise the dc offsets. The device will then begin to receive normally – correcting the remaining dc offset internally.

Important note: when calibrating I/Q it is important that:

- 1. The I/Q signals are not swapped when interfacing to the CMX994. This can be corrected by using bits 2 to 5 of the Input Gain and Routing register (\$B1).
- 2. The signal at the RF input is low enough so as not to obscure the DC offset that is being measured.

If the CMX994 is poorly calibrated, a loss of headroom when receiving signals will result. In extreme cases, when large dc offsets are amplified, the result can be big enough to prevent the AGC from reaching maximum gain as it interprets the dc offset itself as a large signal.

Selection of some CMX994 options such as low power, or phase correction in the case of a CMX994A/CMX994E, can change the I/Q dc position. For this reason the calibration should be executed with the desired CMX994 configuration already applied.

Having calibrated the CMX994, the vlnaalue written to the CMX994 dc offset correction register is available to read using the Aux Data and Status (\$A9, \$AA) registers. This means that having calibrated the CMX994 on a receive channel the calibration result may be stored by the host microcontroller and restored at a later time.

The format of the DC offset correction register read back value differs slightly between a CMX994 and a CMX994A/CMX994E. When a CMX994A/CMX994E is connected (and configured as such) the calibration will be performed using the Extended Rx Offset Register (\$17). This is a 16-bit register with a greater range of offset values than available in the CMX994. Because the Aux ADC Data and Status registers (\$A9 and \$AA) only provide 12 available bits the field is compressed when read back during this mechanism. If the host microcontroller wishes to write the values to the CMX994A/CMX994E (via 994 pass-through mode) it must convert the format accordingly before writing to the CMX994A/CMX994E Extended Rx Offset Register (\$17).

If a CMX994A/E is connected but configured as CMX994 the legacy (8 bit) Rx Offset Register (\$13) will be used instead, with the corresponding limitation in the available correction range.

For further details about the format of the I or Q correction values please refer to the CMX994/CMX994A/CMX994E Datasheet, available from the CML website.




Figure 26 Format of CMX994A/E Extended Rx Offset register (\$17)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1		Q Cha	nnel Co	rrection	Value			I Cha	nnel Cor	rection \	Value	

Figure 27 Format of I/Q DC calibration reporting when CMX994A/CMX994E is selected

6.6.18 Rx Mode with CMX994 Powersave (I/Q mode only)

6.6.18.1 Overview

Significant power saving may be achieved by using the low-power features of the CMX994. These are controlled by the device automatically when powersave is enabled by selecting Rx mode with powersave (\$C1, Mode Control b3-0 = \$9). It will continue to powersave the CMX994 until a valid signal is detected. At this point a Powersave Exit IRQ will be raised and the power-saving state will be cleared. From this point the CMX994 will remain 'on', until the powersave mode is reapplied by rewriting to the Mode Control register

again. The Mode Control register may also be re-written while the powersave is still active – this will have the effect of restarting the state machine from the beginning of the off time state. An overview of the powersave states can be seen in Figure 28.




Figure 28 Powersave States

There are three possible power states for the CMX994 under power saving mode:

- Max saving the device is in this state during the OFF-TIME period and saves the maximum amount of power.
- Energy sampling this state is used to sense energy present on the channel, using the minimum power required. It can be set to use less power than the normal 'on' state, depending on the type of CMX994 device connected, and configuration. For full details see section 6.6.18.2.
- Normal 'on' this state is entered into once the energy threshold tests have been met and squelch calculations are required; it is the normal operating state for the CMX994 while receiving a signal and is based on the CMX994 register values written by the host via pass-through mode.

6.6.18.2 CMX994 Powersave Configuration and Options

The powersave functions are compatible with three variants of the CMX994: standard CMX994, CMX994A and CMX994E. The CMX994A and CMX994E contain additional hardware options which can be used to achieve improved powersaving. For full details consult the CMX994/CMX994A/CMX994E datasheet. The

device in use should be selected by writing the appropriate value to Programming Register P6.2 (see section 8.3.7).

The CMX994 may be configured to further optimise the savings available. The controls are divided into three areas:

- Static mode selection of the CMX994/CMX994A/CMX994E via pass-through mode
- Threshold and Off-Time selection via the Aux Config (\$CD) mechanism
- Configuration options in Program Block words 6.2 and 6.3

The static parameters which can affect current are listed below:

CMX994 Register / bit	Description	Notes
\$11: b4	Low Power	Available on CMX994/CMX994A/CMX994E
\$15: b1-0	Phase Correction Disable	Available on CMX994A/CMX994E only (for most applications these bits can be set to '11', saving approximately 15mA with no, or minimal, impact on system performance)
\$15: b15-14	Enhanced Mode	Available on CMX994E only

With the static configuration in place, the powersave thresholds should be set to minimise the number of false triggers due to noise while maintaining good sensitivity. The default values provided should be good for most conditions. A larger saving can be made by adjusting the duty cycle via the Off-Time parameter, with a trade off being made against response time.

Dynamic switching of CMX994/CMX994A/CMX994E parameters can save further current during the energy sampling state of the powersave mode. The Low Power bit (and Enhanced Mode in the case of a CMX994E) can be automatically disabled during the energy sampling state and then restored to the host-configured value on exit. The CMX994A and CMX994E also allow for a single channel (I or Q) to be used in the energy sampling, reducing current further. Both of these options are configured in Programming Register P6.3 (see section 8.3.7).

6.6.18.3 Powersave Performance

The amount of current saved is shown in by Figure 29 which shows the variation in CMX994/A/E current with different "off" times. The two curves illustrate the difference in powersaving that can be achieved between the standard CMX994 and the CMX994A and CMX994E which allow the phase correction circuit to be disabled. The curves make use of the CMX994/CMX994A/CMX994E "LP" bit during powersave but it should be noted full RF performance is restored on exiting powersave.

© 2021 CML Microsystems Plc Page 58 D/7241/7341 FI-3/3




Figure 29 Effect of Powersave as a Function of "OFF" Time

The powersave operation has three states as described in section 6.6.18.1. The variation in powersave current is demonstrated by the currents shown in Table 19; each line in the table represents the powersave function deciding to continue in the powersaved state at each of the three possible decision points in the algorithm. The same effect is shown for "best case" and "worst case" scenarios as a function of "off" time in Figure 30.

Table 19 Variation in Average Current Consumption with Different Powersave States / Test Conditions

Test Condition	Average Current (typical, CMX994/CMX994A/CMX994E only) / mA
No signal	16.6
+65dB adjacent channel signal	18.1
Wideband signal (squelch closed)	38.3




Figure 30 Effect of Powersave as a Function of "OFF" Time (Best and Worst Case)

The user can decide which of the available powersave functions to use. The range of powersaving available is shown in Table 20. Each successive row in the table adds an extra powersave mode.

Table 20 Variation in Average Current Consumption with Different Powersave Configurations

Configuration "OFF" Time set at 25ms	Average Current (typical, CMX994/CMX994A/CMX994E only) / mA
Standard CMX994 Powersave	27.3
Add "LP" bit	24.3
Add phase correction off (CMX994A/CMX994E only)	19.3
Add I or Q channel off (CMX994A/CMX994E only)	16.3

6.6.19 Data Transfer

Payload data is transferred from/to the host using blocks of five Rx and five Tx 16-bit C-BUS registers (see Table 21), allowing up to 72 bits (9 bytes) of data to be transferred in sequence. The lowest 8 bits of the register block are reserved for a Byte Count, Block ID and a Transaction Counter. The byte count indicates how many bytes in the data block are valid and avoids the need to perform a full five word C-BUS read/write if only a smaller block of data needs to be transferred.



Figure 31 Format of Tx/Rx Data 0 and Info Fields

C-BUS Address	Function	C-BUS Address	Function
C-BO3 Address	Function	C-BO3 Address	Function
\$B5	Tx data 0-7 and info	\$B8	Rx data 0-7 and info
\$B6	Tx data 8-23	\$B9	Rx data 8-23
\$B7	Tx data 24-39	\$BA	Rx data 24-39
\$CA	Tx data 40-55	\$BB	Rx data 40-55
\$CB	Tx data 56-71	\$C5	Rx data 56-71

Table 21 C-BUS Data Registers

Bits 7 and 6 hold the Transaction Counter, which is incremented modulo 4 on every read/write of the Data Block to allow detection of data underflow and overflow conditions.

In Tx mode the host must increment the counter on every write to the TxData block, and if the CMX7241/7341 identifies that a block has been written out of sequence, the Event bit (C-BUS register \$C6, b14) will be asserted and an IRQ raised, if enabled. The device detects that new data from the host is available by the change in the value of the Transaction Counter, therefore the host should ensure that all the data is available in the TxData block before updating this register (i.e. it should be the last register the host writes to in any block transfer).

In Rx mode, the CMX7241/7341 will automatically increment the counter every time it writes to the RxData block. If the host identifies that a block has been written out of sequence, then it is likely that a data overrun condition has occurred and some data has been lost. If a CRC failure has been detected when decoding the data block, an 'Event' IRQ is issued concurrently with the 'Data Ready' IRQ along with a status code in the 4FSK Modem Status register (\$C9). On each mode change the Transaction Counter is reset to 0.

6.6.20 Vocoder/CMX994 Pass-through

To allow the host to communicate directly with the CMX6x8/CMX7262/CMX994 for test and configuration purposes, a pass-through mode allows any CMX6x8/CMX7262/CMX994 C-BUS register to be read or written (as appropriate) accessed as Program Block \$0F (see section 8.1.44). This mode uses the Programming (\$C8), Program Block Address (\$C7) and RxData0 (\$B8) registers on the CMX7241/7341.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RD	16bit	SEL	0	1	1	1	1				C-BUS A	Address	5		

Figure 32 - Usage of Program Block Address register (\$C7) for C-BUS passthrough access

Bit 15 = RD = write (0) or read (1)

Bit 14 = 16 bit = 8 bit register (0) or 16 bit register (1)

Bit 13 = SEL = interface select (0) for CMX994 or (1) for CMX618 / CMX7262 vocoder

Bit 12 = 0 (reserved)

Bit 11-8 = 1111_b – denotes C-BUS passthrough mode

Bit 7-0 = Remote C-BUS address

To write to the CMX6x8/CMX7262:

- Set the CMX7241/7341 to Idle mode (\$C1=\$0000)
- Wait for the Program Flag to be set (\$C6 b0)
- Write the CMX6x8/CMX7262 C-BUS address to the Program Block Address register (\$C7) with b15-8=\$6F (write, 16 bit, Pass-through mode)
- Write the data value to the Programming register (\$C8)
- Wait for the Program Flag to be set (\$C6 b0).

To read from the CMX6x8/CMX7262:

- Set the CMX7241/7341 to Idle mode (\$C1=\$0000)
- Wait for the Program Flag to be set (\$C6 b0)
- Write the CMX6x8/CMX7262 C-BUS address to the Program Block Address register (\$C7) with b15-8 = \$EF (read, 16 bit, Pass-through mode)
- Write a dummy value to the Programming register (\$C8) to trigger the read operation
- Wait for the Program Flag to be set (\$C6 b0)
- Read the CMX6x8/CMX7262 data value from the RxData0 register (\$B8).

CMX6x8/CMX7262 C-BUS addresses are all 8 bits long and should be written to bits 0-7 of the Programming Register. Bit 15 is the write/read flag (0 = write, 1 = read) and bit 14 is the register-size flag (0 = 8-bit, 1 = 16-bit). Unused bits should be cleared to zero. When an 8-bit register is read or written, the data occupies the lower 8 bits of the appropriate register (Programming register (\$C8) for a C-BUS write or RxData0 (\$B8) after a C-BUS read).

To write to the CMX994:

- Set the device to Idle mode (\$C1=\$0000)
- Wait for the Program Flag to be set (\$C6 b0)
- Write the CMX994 C-BUS address to the Program Block Address register (\$C7) with b15-8=\$0F
- Write the CMX994 data value to the Programming register (\$C8)
- Wait for the Program Flag to be set (\$C6 b0).

Note that it is NOT possible to read data back from the CMX994 using this interface.

When using the CMX994A or CMX994E, the Extended Rx Offset Register (\$17) is 16 bits wide. In order to access this register select 16-bit mode by setting b14 of the Program Block Address register (\$C7) (all other registers are 8 bits wide so b14 must be left at zero for any other register).

For example, writing \$4F17 to the Program Block Address register will access register \$17 on the CMX994A in 16-bit mode. The full 16 bits to write should then be written to the Programming Register (\$C8) in accordance with the register description.

6.7 4FSK Formatted Operation

The CMX7241/7341 performs all frame building/splitting and FEC coding/decoding functions, which relieves the host controller of a significant processing load. During voice calls the CMX7241/7341 can automatically enable and control the CMX6x8 or CMX7262, and transfer voice payload data from/to it without host intervention. In Rx mode, the CMX7241/7341 can monitor address fields in incoming transmissions and only accept calls if the programmed address requirements are satisfied. This allows the host to remain in a power-down or 'sleep' state until it is really necessary to wake up, extending the battery life of the final product design.

6.7.1 NXDN Frame Format

NXDN calls contain an optional preamble sequence (controlled by \$A1:b11) followed by a continuous stream of 384-bit (80ms) frames. Three frame formats are defined by the standard: "Audio Communications Format", "Data Communications Format" and "Data Communications Burst Format".

All frames start with a 20-bit Sync Word followed by a 16-bit Link Information Channel (LICH) block. The LICH fields indicate the frame format and payload type, and the device uses this information to determine how to process each frame in both Tx and Rx. The "Communications mode identification" field sets the frame format and the "Option" field sets the payload field type (TCH, FACCH1, FACCH2, UDCH1).

In an "Audio Communications Format" call the 60-bit Slow Associated Control Channel (SACCH) block is present in all frames. The "Start" and "End" frames carry two 144-bit "Fast Associated Control Channel 1" (FACCH1) blocks in the payload fields instead of Traffic Channel (TCH) data. The device scans the "SU" and "Message Classification" fields contained in the SACCH and FACCH1 blocks and uses these to perform address matching (in Rx mode) and to decide whether to route the following TCH data via the host or to enable audio sample routing when in SPI-CODEC mode. The device also checks the "Message Classification" field for the "Clearing" value which indicates an "End" frame. When this is found the device terminates call processing.

Note that in an "Audio Communications Format" call the TCH bearing frames are grouped into superframes, in which the information contained in SACCH may be split across four consecutive frames. Dis-assembly and re-assembly of the contents must be done by the transmitting and receiving hosts; this function is not performed by the device.

Note that all block sizes given above refer to "over-air" bits, some of which are FEC coded. Because the device performs all FEC coding functions, the block sizes of data transfers between the device and host are smaller in most cases except for uncoded TCH blocks.

RxData 0 TxData 0 b5-4	Block ID
00	Final Payload Data (Tx only)
01	Normal Payload Data
10	LICH
11	SACCH and LICH

Table 22 RxData 0/TxData 0 Block ID settings (NXDN)

LICH Data:

The TxData block is interpreted in the following manner:

TxData	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 LICH0-6							Co	unt	1	0	0	0	0	1	
1		Not used														
2		Not used														
3		Not used														
4		Not used														

	6	5	4	3	2	1	0
	R	F	Funct	ional			
LICH	Cha	nnel	Cha	nnel	Opt	Dir	
	Ту	pe	Ту	pe			

Conventional Mode LICH processing:

RF	RF Channel Type
00	reserved
01	reserved
10	Direct Communication
11	reserved

D	Direction
0	Uplink or MS - MS
1	Downlink

F	0	Mode	Payload content
00	00	Audio Communication,	FACCH1 / FACCH1
00	01	non-superframe	reserved FACCH1 / FACCH1
00	10	SACCH follows	reserved FACCH1 / FACCH1
00	11		reserved FACCH1 / FACCH1
01	00	Data Communication	FACCH2
01	01		reserved FACCH2
01	10		reserved UDCH1
01	11		UDCH1
10	00	Audio Communication,	FACCH1 / FACCH1
10	01	superframe	FACCH1 / TCH
10	10	SACCH follows	TCH / FACCH1
10	11		TCH / TCH
11	00	Data Burst	reserved FACCH1 / FACCH1
11	01		reserved FACCH1 / TCH
11	10		reserved TCH / FACCH1
11	11		reserved тсн / тсн

Examples:

Start frame: 10 00 00 0 Audio with FACCH1 (single frame)

TCH frame: 10 10 11 0 Audio with TCH payload (super-frame)

Clearing frame: 10 00 00 0 Audio with FACCH1 (single frame)

Class-D Trunking Mode LICH processing:

11	RTCH2
10	reserved
01	reserved
00	reserved
RF	RF Channel Type

D	Direction
0	Uplink / Inbound
1	Downlink / Outbound

F	0	Mode	Payload content
00	00	Audio Communication,	FACCH1 / FACCH1
00	01	non-superframe	FACCH1 + G
00	10	SACCH follows	reserved FACCH1 / FACCH1
00	11		reserved FACCH1 + G
01	00	Data Communication	FACCH3
01	01		reserved FACCH3
01	10		reserved UDCH2
01	11		UDCH2
10	00	Audio Communication,	FACCH1 / FACCH1
10	01	superframe	FACCH1 / TCH
10	10	SACCH follows	TCH / FACCH1
10	11		TCH / TCH
11	00	Data Burst	reserved FACCH1 / FACCH1
11	01		reserved FACCH1 / TCH
11	10		reserved TCH1/ FACCH1
11	11		reserved тсн / тсн

Note: In Rx mode the LICH data is protected by di-bit encoding and a single parity bit. In poor signal conditions, it may not be possible to determine if this data has been received with one or more errors. The LICH decoder will attempt to verify the LICH data by using the knowledge that the RF field must be a fixed value for Conventional (10_2) or Class-D (11_2) modes and whether or not the SACCH data (which is protected by a CRC) indicates if a superframe is in progress or not.

The tables also include the actions that will be taken should the "reserved" conditions be encountered. It is up to the host to decide whether to discard these bursts or not.

LICH and SACCH Data:

The TxData/RxData block is interpreted in the following manner:

TxData	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RxData	1	11	13	12	11	10	,	0	,	O	,	Ť	,	2	1	U	
0	0	0 LICH 0-6							Co	unt	1	1	0	1	0	1	
1		SACCH 0-7								SACCH 8-15							
2				SACCH	16-23				0 0 0 0 0 SACCH								
		SACCH 16-23							O	O	O	O	O	O	24-	-25	
3		Not used															
4		Not used															

TCH Payload Data:

See 6.6.19

6.7.1.1 Tx Mode (NXDN Formatted)




Figure 33 Tx Data Flow

6.7.1.2 Rx Mode (NXDN formatted)

In Rx mode (\$C1, Modem Control = \$0011), the CMX7241/7341 automatically starts searching for frame synchronisation. When a valid framesync sequence is detected, an "FS1 Detect" or "FS2 Detect" IRQ is asserted and the data demodulator is enabled. The device then processes the first frame to extract control channel data and decide whether to accept the call. The CMX7241/7341 performs all the necessary data descrambling, de-interleaving and FEC decoding functions for control channel and payload data blocks. If the LICH or SACCH control channel blocks in the first frame fail their CRC or parity-bit checks, the device will continue scanning incoming frames until valid control channel information is received.

The SACCH/FACCH1 "RAN" in the "SU" field is then checked and accepted if either:

- (a) it is the all-zeros "All-Call" RAN, or
- (b) it matches one of the device's "RAN" programmed by the host into Program Block P1.0 to P1.5.

If this check fails, and the "Open Rx" bit is clear, the call is rejected and the CMX7241/7341 restarts framesync search automatically without host intervention.

Otherwise, the call is accepted, a "Called" IRQ is issued to the host and the User Code and ID match-type (exact match or All-Call) are reported in the RxAuxData register (\$CC). The CMX7241/7341 then begins transferring data blocks to the host.

Control channel fields and payload data blocks are transferred via the RxData registers. The Block ID field in the RxData0 register informs the host what type of data block each transfer contains. The host MUST respond to each "DataReady" IRQ before the RxData registers are overwritten by subsequent data blocks. If "soft" data mode has been selected, uncoded payload data is transferred in 4-bit log-likelihood-ratio (LLR) format and in this mode the host must be able to service the "DataReady" IRQs and RxData registers at four times the normal rate to avoid loss of data.

When a CRC or parity-bit failure has been detected in a control channel or payload data block, an additional "Event" IRQ is issued to the host at the same time as the "DataReady" IRQ, with a corresponding error code in the Modem Status register, \$C9.

Received frames are processed continually until an "End" frame is detected, the Call Drop Threshold is exceeded (P1.19) or the Mode is changed back to IDLE. The CMX7241/7341 will then automatically disable the SPI-CODEC (if enabled), transfer the contents of the final frame to the host, and restart framesync search automatically unless switched to IDLE.

See:

- RxData 0 \$B8 read
- Aux Data and Analogue Status \$CC read




Figure 34 Rx Data Flow

All frame sync sequences, and CRCs contained in payload superframes are checked and an 'Event' IRQ is issued when any are received incorrectly. If all the frame sync sequences, and CRCs in a superframe are received incorrectly, the superframe is considered corrupt. The host can set a threshold for consecutive corrupt superframes (in Program Block 1.19) after which the CMX7241/7341 will issue an 'Event' IRQ, drop the call and return to frame sync search.

See:

• RxData 0 - \$B8 read

6.7.1.3 Addressing (NXDN Mode)

The NXDN standard allows individual or group addressing systems to be implemented using the 6-bit "RAN" field in the SACCH block. The host can load six RAN codes into Program Block 1 as "Own-RANs" and the device will only accept an incoming call if one of these is matched or if the "All-Call" RAN (all-zeros) is received. If the "Open Rx" bit is set in the Modem Control register (\$A1), all decoded over-air is delivered to the host over the C-BUS. The device can also be programmed to accept or reject calls depending on the value of the SACCH "Message Classification" field, using the Manufacturer ID in Program Block 1.

6.7.2 T98 / DCR Frame Format

DCR calls contain a Preamble sequence followed by a continuous stream of 384-bit (80ms) frames. Two frame types are defined by the standard: "Synchronous Burst 0" (SB0) and "Service Channel" (SC) frames. Calls start with one (or more) SB0 frames followed by a stream of SC frames carrying payload data.

Both types of frame start with a 20-bit Sync Word, followed by a 16-bit Radio Information Channel (RICH) block and a 60-bit Slow Associated Control Channel (SACCH) block. The information units contained in SACCH blocks may be split across several consecutive frames, requiring dis-assembly and re-assembly of the contents by the transmitting and receiving hosts (this function is not performed by the CMX7241/7341).

SB0 frames also contain a single 144-bit Parameter Information Channel (PICH) block and 144 bits of padding. The PICH block contains the 36-bit Call Sign (CSM) field, which is the transmitting radio's unique nine-digit serial number encoded in binary-coded decimal (BCD) format.

SC frames instead contain two 144-bit Traffic Channel (TCH) blocks. These can carry either "speech", uncoded "non-speech 1" or FEC coded "non-speech 2" payload data. The CMX7241/7341 does not currently support mixed speech/non-speech TCH blocks within a call.

Note that the block sizes given above refer to "over-air" bits, some of which are FEC coded. Because the CMX7241/7341 performs all FEC coding functions, the block sizes of data transfers between the CMX7241/7341 and host are smaller in all cases except for uncoded TCH blocks.

6.7.2.1 Addressing (T98 / DCR)

The DCR standard allows individual or group addressing systems to be implemented using the 9-bit "User Code" field in the SACCH block. The host can load six user codes into Program Block 1 as "Own-IDs" and the CMX7241/7341 will only accept an incoming call if one of these is matched or if the "All-Call" User Code (all-zeros) is received. The CMX7241/7341 can also be programmed to accept or reject calls depending on the value of the SACCH "Information Type" field, using the Call Accept Mask in Program Block 1.

The 36-bit CSM field (the radio's unique serial number) is sent in all SBO frames and should be loaded into Program Block 1 by the host after power-on. In Rx mode the CSM field is reported back to the host when an SBO frame is received, but it is not used for ID matching purposes.

6.7.2.2 Tx Mode (T98 / DCR Formatted)

Device operation in Tx formatted mode (\$C1, Modem Control = \$0012) is similar to raw mode operation. but the CMX7241/7341 performs all FEC coding, interleaving and scrambling functions for the RICH, SACCH, PICH and TCH blocks and inserts Preamble and Synchronisation Word sequences to generate the required frame format. In speech calls the CMX7241/7341 can automatically enable the CMX6x8 vocoder when required and transfer the TCH speech data blocks from it without host intervention.

The TxData registers are used to transfer SACCH and RICH blocks in addition to TCH (payload) data blocks. The Block ID field in the TxData0 register informs the CMX7241/7341 how to process each transfer. When a TCH data block is loaded the "Communication Mode" field in the preceding RICH is used to determine whether the data should be sent as "speech", "non-speech 1" or "non-speech 2".

When the device is placed in Tx mode the Preamble and 20-bit Sync Word are transmitted automatically. The host should have already loaded the RICH and SACCH blocks for the first SB0 frame. The SACCH "Information

Type" field for the first SBO frame should be the same as in the following SC frames, as this allows the CMX6x8 vocoders in both transmitter and receiver to be enabled as soon as possible, reducing the end-to-end latency in the voice channel.

The host can then continue loading SACCH, RICH and TCH (payload) data blocks in sequence for the following frames. The RICH contains the "Radio Channel Structure" bit that defines the frame type (SB0 or SC) and the CMX7241/7341 uses this bit to determine which type of frame to send.

In an SBO frame, the PICH block (containing the radio's unique 36-bit CSM serial number field) is encoded and sent followed by a block of dummy "idle" data. The 36-bit CSM field is read from Program Block 1 and only needs to be programmed by the host once at power-up.

In an SC frame, the RICH "Communication Mode" field sets the TCH data type ("speech", "non-speech 1" or "non-speech 2") and TCH blocks are coded accordingly. The SACCH "Information Type" field is then used to decide whether speech data should be routed from the host or from the CMX6x8 vocoder. By default the CMX6x8 will only be enabled if this field is set to "Voice Communication". The host can optionally configure any of the "Manufacturer Defined" modes to use the CMX6x8 for speech calls by reprogramming the Vocoder Enable Mask, using Program Block P1.

When the CMX6x8 is being used to supply speech data, the host can continue re-loading new RICH and SACCH fields if required, but no other host intervention is necessary.

When TCH (payload) data is supplied by the host it should be loaded in an appropriate block size: two nine-byte transfers per TCH block for "speech" or uncoded "non-speech 1" data, or two five-byte transfers per TCH block for coded "non-speech 2" data. The host must always load two complete TCH blocks for each SC frame, unless the CMX6x8 is in use.

After sending each SC frame the host can choose not to re-load the SACCH and RICH fields, and instead load the TCH payload data for the next frame. The CMX7241/7341 will then re-send the previous SACCH and RICH field values.

At the end of the call, the host should load SACCH and RICH fields for the final frame with the SACCH "Information Type" field set to "Call End". The CMX7241/7341 will issue a "TxDone" IRQ when the frame has been sent and the host can then safely place the device into IDLE mode (\$C1, Modem Control = \$0000).

RxData 0 TxData 0 b5-4	Block ID
00	PICH
01	Payload Data
10	RICH
11	SACCH and RICH

Table 23 RxData 0/TxData 0 Block ID settings (T98)

PICH Data:

The RxData block is interpreted in the following manner (shown as 4bit nibbles – see Program Block 1):

RxData	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		CSI	M3			CSI	M2		Count		0	0	0	1	0	1	
1		CSI	M1			CSI	M6			CSI	M5		CSM4				
2		CSI	И 9			CSI	M8		Х	Х	Х	х	CSM7				
3	Not used																
4		Not used															

RICH Data:

The TxData block is interpreted in the following manner:

TxData	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 RICH0-6									ınt	1	0	0	0	0	1
1		Not used														
2		Not used														
3		Not used														
4	Not used															

RICH and SACCH Data:

The TxData/RxData block is interpreted in the following manner:

TxData RxData	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0 RICH0-6									Count 1 1 0 1 0						
1				SACC	H 0-7			SACCH 8-15								
2	SACCH 16-23									0 0 0 0 0 0 SACCH 24-25						
3		Not used														
4		Not used														

Payload Data:

See 6.6.19

6.7.2.3 Rx Mode (T98 / DCR Formatted)

Device operation in Rx formatted mode (\$C1, Modem Control = \$0011) is similar to raw mode operation but the CMX7241/7341 automatically splits incoming calls to extract RICH, SACCH, PICH and TCH blocks and performs all the necessary de-scrambling, de-interleaving and FEC decoding functions. In speech calls the CMX7241/7341 can automatically enable the CMX6x8 vocoder when required and transfer the received TCH speech data blocks to it without host intervention.

The RxData registers are used to transfer SACCH, RICH and PICH blocks in addition to TCH (payload) data blocks. The Block ID field in the RxDataO register informs the host what type of data block each transfer contains.

When put into Rx mode the CMX7241/7341 automatically starts searching for frame synchronisation. When a valid framesync sequence is detected, an "FS1 Detect" or "FS2 Detect" IRQ is issued and the data demodulator is enabled. The RICH parity-bit and SACCH CRC from the following frames are checked and address matching only takes place when valid control channel fields have been received.

The SACCH "User Code" and "Information Type" fields are now checked against the settings programmed by the host into Program Block 1. The call is accepted only if <u>both</u> these fields are successfully validated.

The "User Code" is accepted if either (a) it is the all-zeros "All-Call" User Code, or (b) it matches one of the device's "Own-IDs" programmed by the host into Program Block P1.

The "Information Type" field is accepted if the corresponding Call Accept Mask bit is set (Program Block P1). By default any value of the "Information Type" field is accepted, but the host can optionally reprogram the Call Accept Mask to implement system-specific call filtering based on the "Manufacturer Defined" values.

If either of the above checks fail, and the "Open Rx" bit is clear, the call is rejected and the CMX7241/7341 restarts framesync search automatically without host intervention.

Otherwise, the call is accepted, so a "Called" IRQ is issued to the host and the User Code and ID match-type (exact match or All-Call) are reported in the AuxData register (\$CC), and the CMX7241/7341 then begins transferring data blocks to the host and enables the CMX6x8 if necessary.

As incoming frames are received, the RICH and SACCH control channel fields are decoded and presented to the host. The RICH contains the "Radio Channel Structure" bit that defines the frame type (SB0 or SC).

When an SBO frame is received, the PICH is decoded and the 36-bit CSM field (the sending radio's serial number) is presented to the host. The remaining data in the frame is ignored.

When an SC frame is received, the two TCH (payload) data blocks are decoded and transferred either to the host or CMX6x8 vocoder as appropriate. The RICH "Communication Mode" field determines the TCH data type ("speech", "non-speech 1" or "non-speech 2") and TCH blocks are decoded accordingly. The SACCH "Information Type" field is then used to decide whether speech data should be routed from the host or from the CMX6x8 vocoder. By default the CMX6x8 will only be enabled if this field is set to "Voice Communication". The host can configure any of the "Manufacturer Defined" modes to use the CMX6x8 for speech calls by reprogramming the Vocoder Enable Mask, using Program Block P1.

Note that SC frames do not contain the 36-bit CSM serial number field, so this information will not be available to the host on late entry into a call.

Depending on the setting in the 4FSK Modem Configuration - \$A1 write, TCH payload blocks containing "speech" data or uncoded "non-speech 1" data can be transferred to the host using 4-bit log-likelihood-ratio (LLR) format or as hard-decision bits. Decoded SACCH, RICH, PICH fields and "non-speech 2" TCH payload blocks are always transferred as hard-decision bits, with an additional "Event" IRQ issued to the host when a CRC or parity-bit failure is detected. Speech data routed to the CMX6x8 always uses 4-bit LLR format.

When the SACCH "Information Type" field in a received frame indicates "Call End", the CMX7241/7341 will automatically disable the CMX6x8, transfer the final SACCH and RICH fields to the host, and restart framesync search automatically without further host intervention.

See:

- RxData 0 \$B8 read
- Aux Data and Analogue Status \$CC read

6.7.3 T102 Frame Format

T102 calls contain an optional preamble sequence (controlled by \$A1:b11) followed by a continuous stream of 384-bit (80ms) frames. Three frame formats are defined by the standard: "Audio Communications Format", "Data Communications Format" and "Data Communications Burst Format".

All frames start with a 20-bit Sync Word followed by a 16-bit Radio Information Channel (RICH) block. The RICH fields indicate the frame format and payload type, and the CMX7241/7341 uses this information to determine how to process each frame in both Tx and Rx. The "Communications mode identification" field sets the frame format and the "Option" field sets the payload field type (TCH, FACCH1, FACCH2, UDCH1, UDCH2).

In an "Audio Communications Format" call the 60-bit Slow Associated Control Channel (SACCH) block is present in all frames. The "Start" and "End" frames carry two 144-bit "Fast Associated Control Channel 1" (FACCH1) blocks in the payload fields instead of Traffic Channel (TCH) data. The CMX7241/7341 scans the "SU" and "Message Classification" fields contained in the SACCH and FACCH1 blocks and uses these to perform address matching (in Rx mode) and to decide whether to route the following TCH data via the host or directly to/from the CMX6x8 Vocoder, or to enable audio sample routing when in SPI-CODEC mode. The CMX7241/7341 also checks the "Message Classification" field for the "Clearing" value which indicates an "End" frame. When this is found the CMX7241/7341 terminates call processing and disables the CMX6x8 Vocoder (if necessary).

During a call, while TCH data is being routed directly to/from the CMX6x8, the RICH and SACCH fields continue to be transferred to/from the host using the C-BUS data transfer registers in the usual way.

Note that in an "Audio Communications Format" call the TCH bearing frames are grouped into superframes, in which the information contained in SACCH may be split across four consecutive frames. Dis-assembly and re-assembly of the contents must be done by the transmitting and receiving hosts; this function is not performed by the CMX7241/7341.

Note that all block sizes given above refer to "over-air" bits, some of which are FEC coded. Because the CMX7241/7341 performs all FEC coding functions, the block sizes of data transfers between the CMX7241/7341 and host are smaller in most cases except for uncoded TCH blocks.

Table 24 RxData 0/TxData 0 Block ID settings (T102)

RxData 0	
TxData 0	Block ID
b5-4	
00	reserved
01	Payload Data
10	RICH
11	SACCH and RICH

RICH Data:

The TxData block is interpreted in the following manner:

TxData	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0			F	RICH 0-6	5			Co	unt	1	0	0	0	0	1
1		Not used														
2								Not	used							
3		Not used														
4		Not used														

	6	5	4	3	2	1	0
RICH	- 1	=	N	Λ)	D

F	Format
00	reserved
01	reserved
10	Direct Communication
11	reserved

D	Direction
0	Uplink or MS - MS
1	Downlink

М	0	Mode	Payload content
00	00	Audio Communication,	FACCH1 / FACCH1
00	01	non-superframe	reserved
00	10	SACCH follows	reserved
00	11		reserved
01	00	Data Communication	FACCH2
01	01		reserved
01	10		reserved
01	11		UDCH1
10	00	Audio Communication,	FACCH1 / FACCH1
10	01	superframe	FACCH1 / TCH
10	10	SACCH follows	TCH / FACCH1
10	11		тсн / тсн
11	00	Data Burst	reserved
11	01		reserved
11	10		reserved
11	11		UDCH2

Examples:

Start frame: 10 00 00 0 Audio with FACCH1 (single frame)
TCH frame: 10 10 11 0 Audio with TCH payload (super-frame)
Clearing frame: 10 00 00 0 Audio with FACCH1 (single frame)

RICH and SACCH Data:

The TxData/RxData block is interpreted in the following manner:

TxData RxData	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	RICH 0-6							Co	unt	1	1	0	1	0	1
1		SACCH 0-7								SACCH 8-15						
2		SACCH 16-23								0	0	0	0	0	SA(24-	
3		Not used														
4	Not used															

TCH Payload Data:

See 6.6.19

6.7.3.1 T102 Addressing

The T102 standard allows individual or group addressing systems to be implemented using the 6-bit "User Code" field in the SACCH block. The host can load six user codes into Program Block 1 as "Own-IDs" and the CMX7241/7341 will only accept an incoming call if one of these is matched or if the "All-Call" User Code (all-zeros) is received. The CMX7241/7341 can also be programmed to accept or reject calls depending on the value of the SACCH "Message Classification" field, using the Manufacturer ID in Program Block 1.

6.7.3.2 T102 Rx Mode

In Rx mode (\$C1, Modem Control = \$0011), the CMX7241/7341 automatically starts searching for frame synchronisation. When a valid framesync sequence is detected, an "FS1 Detect" or "FS2 Detect" IRQ is asserted and the data demodulator is enabled. The CMX7241/7341 then processes the first frame to extract control channel data and decide whether to accept the call. The CMX7241/7341 performs all the necessary de-scrambling, de-interleaving and FEC decoding functions for control channel and payload data blocks. If the RICH or SACCH control channel blocks in the first frame fail their CRC or parity-bit checks, the CMX7241/7341 will continue scanning incoming frames until valid control channel information is received.

The SACCH/FACCH1 "User Code" in the "SU" field is then checked and accepted if either (a) it is the all-zeros "All-Call" User Code, or (b) it matches one of the device's "Own-IDs" programmed by the host into Program Block P1.0 to P1.5. If this check fails, and the "Open Rx" bit is clear, the call is rejected and the CMX7241/7341 restarts framesync search automatically without host intervention.

Otherwise, the call is accepted, a "Called" IRQ is issued to the host and the User Code and ID match-type (exact match or All-Call) are reported in the AuxData register (\$CC), and the CMX7241/7341 then begins transferring data blocks to the host and enables the CMX6x8 if necessary.

Control channel fields and payload data blocks are transferred via the RxData registers. The Block ID field in the RxDataO register informs the host what type of data block each transfer contains. The host MUST respond to each "DataReady" IRQ before the RxData registers are overwritten by subsequent data blocks. If "soft" data mode has been selected, uncoded payload data is transferred in 4-bit log-likelihood-ratio (LLR) format and in this mode the host must be able to service the "DataReady" IRQs and RxData registers at four times the normal rate to avoid loss of data.

When a CRC or parity-bit failure has been detected in a control channel or payload data block, an additional "Event" IRQ is issued to the host at the same time as the "DataReady" IRQ, with a corresponding error code in the Modem Status register, \$C9.

In speech calls the CMX7241/7341 will automatically enable the CMX6x8 Vocoder when required and transfer all received TCH speech data blocks to it without host intervention. Speech data routed to the CMX6x8 always uses 4-bit LLR format. Control channel fields are always transferred to the host regardless of speech data routing.

Received frames are processed continually until an "End" frame is detected, the Call Drop Threshold is exceeded (P1.19) or the Mode is changed back to IDLE. The CMX7241/7341 will then automatically disable the CMX6x8, transfer the contents of the final frame to the host, and restart framesync search automatically unless switched to IDLE.

See:

- RxData 0 \$B8 read
- Aux Data and Analogue Status \$CC read

6.8 Analogue PMR Description

6.8.1 Sub-Audio Processing

The filter used in the path can be set by the Program Register P2.0, either a 260Hz Chebyshev suitable for CTCSS or a 150Hz 4-pole Bessel for DCS.

An internal generator/detector is available for the 51 CTCSS tones shown in Table 26 and the 83 DCS codes shown in Table 25. Squelch-tail elimination is provided by inverting the MOD outputs or executing a phase change in CTCSS mode or a 134Hz "turn-off tone" in DCS mode. The tone/code to be generated is set by the value in the Analogue Mode register (\$C2) in Tx mode and read from the AuxData and Analogue Status register (\$CC) in Rx mode (see section 8.1.39). In Tx mode a CTCSS phase transition may be initiated by writing a command to the Analogue Control register (\$C3).

Support for external sub-audio detection and generation is provided using the CTCSS and DCS filters. The Filter bandwidths are selectable for:

- 134Hz DCS
- 150Hz DCS
- 180Hz DCS
- 260Hz CTCSS

6.8.2 Voice Processing

A set of Audio Processing blocks are available for use in Analogue mode:

- 300Hz HPF
- 12.5kHz channel filter or 25kHz channel filter
- Hard limiter with anti-splatter filter
- Pre-emphasis and De-emphasis
- Compander
- Scrambler
- Voice AGC
- Level adjust
- In-band audio generator/s in both Rx and Tx paths

The 12.5kHz channel filter (narrow) will be selected by default, the 25kHz filter (wide) can be enabled by setting P2.0:b0. Note that selecting 25kHz mode operation in I/Q mode will automatically inhibit 4FSK operation due to the difference in receiver bandwidths. Parallel analogue / digital mode is only available in 12.5kHz mode.

6.8.3 300Hz HPF

This is designed to reject signals below 300Hz from the voice path so that sub-audio signalling can be inserted (in Tx) or removed (in Rx) as appropriate. It should be enabled whenever sub-audio signalling is required.

6.8.4 12.5kHz/25kHz Channel Filters

These are designed to meet the requirements of ETSI 300 296 for Voice signal processing and feature an upper roll-off at 2.55kHz and 3.0kHz respectively.

6.8.5 Hard Limiter

This is provided to limit the peak deviation of the radio signal to meet the requirements of ETSI EN 300 296. An anti-splatter filter is included to reduce the effects of any harmonic signals generated in the process. The limiter threshold can be set using P2.3.

6.8.6 Compandor

A syllabic compressor/expander is provided, similar to that used in the 7031/7041-FI-1.x to increase the dynamic range of the Voice signal. The unity gain points for Tx and Rx can be set independently using P2.9 and P2.10.

The compandor is comprised of a compressor and an expandor. The compressor's function is to reduce the dynamic range of a given signal by attenuating larger amplitudes while amplifying smaller amplitudes. The expandor's function is to expand the dynamic range of a given signal by attenuating small amplitude signals (e.g. noise) while amplifying large amplitude signals. The compressor is used prior to transmission and the expandor is used in the receiver. Hence, using a compandor will enhance performance in a communication system by transmitting a compressed signal, which is less likely to be corrupted by noise, and then at the receiver expanding the compressed signal, which will push the noise picked up during transmission down further.

The device uses a "syllabic compandor." This type of compandor, as opposed to the instantaneous compandor (e.g. μ /A-law PCM), responds to changes in the average envelope of the signal amplitude according to a syllabic time constant τ . Typically the steady state output for the compressor is proportional to the square root of the input signal, i.e. for a 2 dB change in input signal, the output change will be 1 dB. Generally for voice communication systems a compressor is expected to have an input dynamic range of 60 dB, providing an output dynamic range of 30 dB. The expandor does the inverse.

Figure 35 and Figure 36 show transient responses for the expandor and compressor respectively.




Figure 35 Expandor Transient Response




Figure 36 Compressor Transient Response

6.8.7 Scrambler


A frequency inversion scrambler is provided to enable a basic level of privacy. The default inversion frequency is 3300Hz, but can be programmed using \$C3:1001b, however some loss of signal at the band edges may occur due to the channel filter roll-off.

6.8.8 Voice AGC

An automatic gain control system is provided in the MIC path, utilising the programmable gain settings of the Input 1 amplifier. When used in conjunction with the hard limiter function, this can compensate large variations in the MIC input signal without introducing significant distortion. The AGC threshold is programmable using P2.1. whilst the maximum gain setting and the decay timeout can be set using P2.2. When this feature is enabled, the host should not attempt to directly control the Input 1 gain setting.

6.8.9 Level Adjust

Independent level adjustments are provided using \$C3 register for the voice, in-band and sub-audio signals as shown in Figure 37.



Rx ROUTING AND CONTROL




Figure 37 Rx and Tx Level Adjustments and Routing




Figure 38 Rx Audio Response




Figure 39 Tx Audio Response




Figure 40 CTCSS and DCS filters

Table 25 DCS codes and values

		Registe	er Value						
DCS Code	tro	ue	inve	rted	DCS Code	true		inverted	
	Decimal	Hex	Decimal	Hex		Decimal	Hex	Decimal	Hex
no code	0	00	100	64	311	42	2A	142	8E
23	1	01	101	65	315	43	2B	143	8F
25	2	02	102	66	331	44	2C	144	90
26	3	03	103	67	343	45	2D	145	91
31	4	04	104	68	346	46	2E	146	92
32	5	05	105	69	351	47	2F	147	93
43	6	06	106	6A	364	48	30	148	94
47	7	07	107	6B	365	49	31	149	95
51	8	08	108	6C	371	50	32	150	96
54	9	09	109	6D	411	51	33	151	97
65	10	0A	110	6E	412	52	34	152	98
71	11	ОВ	111	6F	413	53	35	153	99

		Registe	er Value			Register Value					
DCS Code	tro	ue	inve	rted	DCS Code	trı	ue	inve	rted		
	Decimal	Hex	Decimal	Hex		Decimal	Hex	Decimal	Hex		
72	12	0C	112	70	423	54	36	154	9A		
73	13	0D	113	71	431	55	37	155	9В		
74	14	0E	114	72	432	56	38	156	9C		
114	15	OF	115	73	445	57	39	157	9D		
115	16	10	116	74	464	58	3A	158	9E		
116	17	11	117	75	465	59	3B	159	9F		
125	18	12	118	76	466	60	3C	160	A0		
131	19	13	119	77	503	61	3D	161	A1		
132	20	14	120	78	506	62	3E	162	A2		
134	21	15	121	79	516	63	3F	163	А3		
143	22	16	122	7A	532	64	40	164	A4		
152	23	17	123	7B	546	65	41	165	A5		
155	24	18	124	7C	565	66	42	166	A6		
156	25	19	125	7D	606	67	43	167	A7		
162	26	1A	126	7E	612	68	44	168	A8		
165	27	1B	127	7F	624	69	45	169	A9		
172	28	1C	128	80	627	70	46	170	AA		
174	29	1D	129	81	631	71	47	171	AB		
205	30	1E	130	82	632	72	48	172	AC		
223	31	1F	131	83	654	73	49	173	AD		
226	32	20	132	84	662	74	4A	174	AE		
243	33	21	133	85	664	75	4B	175	AF		
244	34	22	134	86	703	76	4C	176	В0		
245	35	23	135	87	712	77	4D	177	B1		
251	36	24	136	88	723	78	4E	178	В2		
261	37	25	137	89	731	79	4F	179	В3		
263	38	26	138	8A	732	80	50	180	B4		
265	39	27	139	8B	734	81	51	181	B5		
271	40	28	140	8C	743	82	52	182	В6		
306	41	29	141	8D	754	83	53	183	В7		
					user defined	84	54	184	В8		

Table 26 CTCSS codes and values

Register	Value	CTCSS tone	Register	Value	CTCSS tone
Decimal	Hex	Frequency	Decimal	Hex	Frequency
200	C8	Tx: no tone Rx: Tone Clone	228	E4	173.8
201	С9	67.0	229	E5	179.9
202	CA	71.9	230	E6	186.2
203	СВ	74.4	231	E7	192.8
204	CC	77.0	232	E8	203.5
205	CD	79.7	233	E9	210.7
206	CE	82.5	234	EA	218.1
207	CF	85.4	235	EB	225.7
208	D0	88.5	236	EC	233.6
209	D1	91.5	237	ED	241.8
210	D2	94.8	238	EE	250.3
211	D3	97.4	239	EF	69.3
212	D4	100.0	240	F0	62.5
213	D5	103.5	241	F1	159.8
214	D6	107.2	242	F2	165.5
215	D7	110.9	243	F3	171.3
216	D8	114.8	244	F4	177.3
217	D9	118.8	245	F5	183.5
218	DA	123.0	246	F6	189.9
219	DB	127.3	247	F7	196.6
220	DC	131.8	248	F8	199.5
221	DD	136.5	249	F9	206.5
222	DE	141.3	250	FA	229.1
223	DF	146.2	251	FB	254.1
224	EO	151.4	252	FC	user defined
225	E1	156.7	253	FD	Phase change
226	E2	162.2	254	FE	DCS turn-off
227	E3	167.9	255	FF	invalid tone

CTCSS detector thresholds and bandwidth are selectable using P2.4. Use of the "split tones" (239 to 251) will require a smaller bandwidth to be used, otherwise the adjacent tone frequency may be detected instead.

CTCSS phase changes (greater than +/- 90 degrees) are indicated by a sub-audio IRQ and code \$FD, and a phase shift can be created in the transmitted signal by writing to \$C3 whilst the CTCSS generator is active. The phase change detector is enabled using P2.0:b2.

6.9 FFSK Data Modem

The CMX7241/7341 supports 1200 baud FFSK data mode, suitable for use with MPT1327 or similar systems, and 2400 baud FFSK mode. Selection of the FFSK mode is performed by bit 8 of the Mode register (\$C1). Detection of the selected In-band signalling mode can be performed in parallel with voice reception. The required baud rate may be selected using the FFSK Modem format option of the Analogue Control register (\$C3) prior to enabling the FFSK option in the mode register.

See:

- Mode Control \$C1 write
- 4FSK Modem Configuration \$A1 write
- Analogue Control \$C3 write




Figure 41 Modulating Waveforms for 1200 MSK/FFSK Signals

The table below shows the combinations of frequencies and number of cycles to represent each bit of data, for both baud rates.

Baud Rate	Data	Frequency	Number of Cycles		
1200 baud	1	1200 Hz	one		
	0	1800 Hz	one and a half		
2400 baud	1	1200 Hz	half		
	0	2400 Hz	one		

Table 27 Data Frequencies for MPT1327 / FFSK modes

Note: FFSK may be transmitted in conjunction with a CTCSS or DCS sub-audio component.

6.9.1 Receiving FFSK Signals

The CMX7241/7341 can decode incoming FFSK signals at 1200 and 2400 baud data rates. The desired rates can be configured by setting the Rx Mode in the FFSK Modem Format via the Analogue Control register (\$C3). The form of FFSK signals is shown in Figure 41. An FFSK transmission begins with a preamble sequence followed by a 16-bit Sync sequence and then the user data.

The received signal is filtered and data is extracted with the aid of a PLL to recover the clock from the serial data stream. The recovered data is stored in a 2 byte buffer and an interrupt issued to indicate received data is ready. Data is transferred over the C-BUS under host microcontroller control. If this data is not read before the next data is decoded it will be overwritten and it is up to the user to ensure that the data is transferred at an adequate rate following data ready being flagged. The FFSK bit clock is not output externally.

The extracted data is compared with the 16-bit programmed Frame Sync pattern (default is \$CB23). An inband IRQ will be flagged when the programmed Frame Sync pattern is detected. Once a valid Frame Sync pattern has been detected, the frame sync search algorithm is disabled; it may be re-started by the host

disabling the FFSK bit of the Mode register (\$C1:b8) and then re-enabling it (taking note of the C-BUS latency time).

Separate sync sequences are available, SynC, SynD, SynT and SynX. SynT is automatically derived as the inverse of the SynC sequence. All other sync sequences are user programmable. Sync detects are reported with an in-band event IRQ and a code in the AuxData and Analogue Status register (\$CC). The FFSK RxRate bit in this register can be read to determine whether the detection was at 1200 or 2400 baud.

After frame synchronisation has been achieved, the following user data is made available in the RxData1 register, along with a DataRdy IRQ indication. In an MPT1327 system, the preceding SYS and CCS codes will also be reported in RxData3 and RxData4 (however, this is dependent on the timing of the signalling, the host should confirm the validity of the data before relying on it).

FFSK may be transmitted in conjunction with a CTCSS or DCS sub-audio component. The CMX7241/7341 will handle the sub-audio signals as previously described. If a sub-audio signal turns off during reception of FFSK, it is up to the host microcontroller to turn off the decoding as the device will continue receiving and processing the incoming signal until commanded otherwise by the host microcontroller.

The host microcontroller must keep track of the message length or otherwise determine the end of reception (e.g. by using sub-audio information to check for signal presence) and disable the demodulator at the appropriate time.

6.9.2 Transmitting FFSK Signals

When enabled, the modulator will begin transmitting the preamble data (defined in P1.0), followed by the selected sync sequence (defined in P1.0 and selected by b11-8 of the Analogue mode register (\$C2). Therefore, these registers should be programmed to the required values before transmission is enabled.

The modulation rate will be determined by the setting of Tx Mode in the FFSK Modem Format field of the Analogue Control register (\$C3). Changes to this setting will be not be applied until the next time the modem is enabled. The level of the FFSK signal generated can be controlled using the Audio Tone Tx Level field of the Analogue Control register (\$C3).

The CMX7241/7341 will issue a DataRdy IRQ, which the host should respond to by loading the user data it wishes to transmit.

The CMX7241/7341 generates its own internal data clock and converts the binary data into the appropriately phased frequencies, as shown in Figure 41 and Table 27. The binary data is taken from Tx Data 1 register (\$B6), most significant bit first. The following data words must be provided over the C-BUS in response to the DataRdy IRQ. The end of the FFSK transmission may be indicated to the device by setting the TxData 0 register to \$0030, after which the device will indicate that the final data bit has left the chip by raising the TxDone IRQ, after which the host may power-down the RF circuitry and return the device to Idle mode as required.

6.10 Selcall Signalling

The CMX7241/7341 supports both Selcall and user-programmable in-band tones between 288 Hz and 3000 Hz. Note that if tones below 400 Hz are used, sub-audio signalling should be disabled and the 300 Hz HPF disabled.

By default, the device will load the CCIR Selcall tone set, however this may be over-written by the host with any valid set of tones within its operational range by use of the Programming register. This ensures that the device can remain compatible with all available tone systems in use. The CMX7241/7341 does not implement automatic repeat tone insertion or deletion: it is up to the host to correctly implement the appropriate Selcall protocol. Selection of the Selcall mode is performed by bit 10 of the Mode register (\$C1). Detection of the selected in-band signalling mode can be performed in parallel with voice reception.

See:

Mode Control - \$C1 write

- TxData 0 \$B5 write
- Aux Data and Analogue Status \$CC read

6.10.1 Receiving and Decoding Selcall Tones

Selcall tones can be used to flag the start of a call or to confirm the end of a call. If they occur during a call the tone may be audible at the receiver. When enabled, an interrupt will be issued when a signal matching a valid in-band tone changes state (i.e. on, off or a change to different tone).

The CMX7241/7341 implements the EEA tone set. Other addressing and data formats can be implemented by loading the Programming registers with the appropriate values. The frequency of each tone is defined in the Programming registers P4.0 to P4.15.

In receive mode the device scans through the tone table sequentially. The code reported will be the first one that matches the incoming frequency and b3 of the IRQ Status register, \$C6, will be asserted.

Adjustable decoder bandwidths and threshold levels are programmable via the Programming register. These allow certainty of detection to be traded against signal to noise performance when congestion or range limits the system performance.

SCC:b15-\$CC:b12 - 8 (Rx) Freq. 13 (Rx) \$B6:b4-0 (Tx) **Program Register** (Hz) Dec Hex **Binary** P4.0 P4.1 P4.2 P4.3 P4.4 P4.5 P4.6 P4.7 P4.8 P4.9 P4.10 Α В P4.11 С P4.12 D P4.13 Ε P4.14 F P4.15 Null tone 1F Unknown tone (Rx only)

Table 28 Selcall Tones

Notes:

Normally, tone 14 is the repeat tone. This code must be used in transmit mode when the new code to be sent is the same as the previous one. e.g. to send '333' the sequence '3R3' should be sent, where 'R' is the repeat

tone. When receiving Selcall tones, the CMX7241/7341 will indicate the repeat tone when it is received. It is up to the host to interpret and decode the tones accordingly.

6.10.2 Transmitting Selcall Tones

In Tx mode, only one in-band signalling mode may be selected at a time. The Selcall tone to be generated is loaded into the Tx Data 1 register (\$B6) using bits 4-0 – see Table 28. The Selcall tone level is set using the Analogue Control register (\$C3), using the Audio Tone Tx Level field.

6.10.3 Alternative Selcall Tone Sets

These may be loaded via the Programming register to locations P4.0 to P4.15. See details in the User Manual.

Table 29 Alternative Selcall Tone Sets

			Frequency (Hz)		
Tone Number	EIA	EEA	CCIR	ZVEI 1	ZVEI 2
0	600	1981	1981	2400	2400
1	741	1124	1124	1060	1060
2	882	1197	1197	1160	1160
3	1023	1275	1275	1270	1270
4	1164	1358	1358	1400	1400
5	1305	1446	1446	1530	1530
6	1446	1540	1540	1670	1670
7	1587	1640	1640	1830	1830
8	1728	1747	1747	2000	2000
9	1869	1860	1860	2200	2200
А	2151	1055	2400	2800	885
В	2435	930	930	810	810
С	2010	2247	2247	970	740
D	2295	991	991	885	680
E	459	2110	2110	2600	970
F	NoTone	2400	1055	680	2600

6.11 DTMF Signalling

The CMX7241/7341 provides both DTMF encode and decode functions using the tone combinations shown in Table 30. Selection of DTMF mode is performed by bit 9 of the Mode Control register (\$C1). Detection of the selected in-band signalling mode can be performed in parallel with voice reception.

6.11.1 Reception and Decoding of DTMF

When a DTMF tone has been detected, b3 (in-band) of the IRQ Status register (\$C6) will be set and the tone code will be available in: Aux Data and Analogue Status - \$CC read - see Table 30. This value will overwrite any existing in-band tone value that may be present.

The end of the detected tone is represented by a new in-band (DTMF) IRQ – either to report a different tone starting, or a null-tone if no valid DTMF is currently detected.

6.11.2 Transmission of DTMF

In Tx mode, only one in-band signalling mode may be selected at a time, DTMF is selected by setting b9 in the Mode Control register (\$C1). The DTMF signals to be generated are loaded into the Tx Data 1 register (\$B6) using bits 3-0 – see Table 30.

Single tone mode (\$B6:b4) generates only a single tone of the DTMF pair. The underlined value in Table 30 indicates which of the tones will be generated when this bit is enabled.

The DTMF level is set using the Analogue Control register (\$C3) (using the AudioTone Tx Level field) with optional twist set using \$B6:b6,5 – see Table 31.

Setting \$B6:b7 (No Tone) will mute the output of the DTMF generator. This can be used to generate a pause period between tones, thereby minimising the number of C-BUS writes required when generating a string of DTMF digits.

Table 30 DTMF Tone Pairs

\$CC:b15- 13 (Rx)		b12 – 8 (b:b4-0 (Ta	-	Freq. Low	Freq. High
Bina	ry	Key Hex		(Hz)	(Hz)
010	00000	D	0	<u>941</u>	1633
010	00001	1	1	<u>697</u>	1209
010	00010	2	2	<u>697</u>	1336
010	00011	3	3	<u>697</u>	1477
010	00100	4	4	<u>770</u>	1209
010	00101	5	5	<u>770</u>	1336
010	00110	6	6	<u>770</u>	1477
010	00111	7	7	<u>852</u>	1209
010	01000	8	8	852	<u>1336</u>
010	01001	9	9	852	<u>1477</u>
010	01010	0	Α	941	<u>1336</u>
010	01011	*	В	941	<u>1209</u>
010	01100	#	С	941	<u>1447</u>
010	01101	Α	D	697	<u>1663</u>
010	01110	В	Е	770	<u>1663</u>
010	01111	С	F	852	<u>1663</u>
010	10000	х	х	Null tone (Rx	only)

Table 31 DTMF Twist

b6,5	Twist - dB
00	0
01	-2
10	-4
11	-6

6.12 Squelch Operation

Many limiter/discriminator chips provide a noise-quieting squelch circuit around an op-amp configured as a filter. This signal is conventionally passed to a comparator to provide a digital squelch signal, which can be routed directly to one of the CMX7241/7341's GPIO pins or to the host. However with the CMX7241/7341, the comparator and threshold operations can be replaced by one of the AuxADCs with programmable thresholds and hysteresis functions.

See:

- IRQ Status \$C6 read
- 4FSK Modem Configuration \$A1 write

Note: This functionality is not necessary in I/Q mode as squelch detection is executed within the CMX7241/7341 signal processing chain, however the AuxADC functionality remains available.

6.13 GPIO Pin Operation

The CMX7241/7341 provides four GPIO pins: RXENA, TXENA, GPIOA and GPIOB.

RXENA and TXENA are configured to reflect the Tx/Rx state of the Mode register under control of the Tx Sequencer. These lines should be pulled to their inactive state by 47k Ohm resistors. This will ensure that the signals are in an inactive state whilst the FI loads, and also allows the FI to determine if they should be driven active high (CMX994 compatible) or active low (for backwards compatibility with the 7141 series).

Note that RXENA and TXENA will not change state until the relevant mode change has been executed by the CMX7241/7341. This is to allow the host sufficient time to load the relevant data buffers and the CMX7241/7341 time to encode the data required prior to its transmission. There is thus a fixed time delay between the GPIO pins changing state and the data signal appearing at the MOD output pins. During the power-on sequence (until the FI has completed its load sequence) these pins have only a weak pull-up applied to them, so care should be taken to ensure that any loading during this period does not adversely affect the operation of the unit.

GPIOA and GPIOB can either be used as serial clock and data signals when separate serial ports are required (see section 4.4 Serial Port Interfaces), can be host programmable for input or output, or can be assigned as part of the Tx sequencer operation (CMX7241 only). The mode for each pin is set in Program block 6.0.

The default state is input, high level. When set for input, the values can be read back using the Modem Status register, \$C9. In output mode the value for the GPIO pin is written via the Aux Function Control register, \$A8.

The GPIOA and GPIOB functions can also be relocated to use the SYSCLK1 and SYSCLK2 pins. This allows the GPIOA or GPIOB functionality to still be used while the alternate SPI configuration is selected.

6.14 Auxiliary ADC Operation

The inputs to the two auxiliary ADCs can be independently routed from any of the signal input pins under control of the AuxADC Control register, \$93. Conversions will be performed as long as a valid input source is selected. To stop the ADCs, the input source should be set to 'off'. Register \$C0, b6, BIAS, must be enabled for auxiliary ADC operation.

Averaging can be applied to the ADC readings by selecting the relevant bits in the AuxADC Control register, \$93, the length of the averaging is determined by the value in the AuxADC Control register, \$93, and defaults to a value of 0. This is a rolling average system such that a proportion of the current data will be added to the last average value.

For an average value of:

0 = 50% of the current value will be added to 50% of the last average value

1 = 25% of the current value will be added to 75% of the last average value

2 = 12.5% etc.

7 = 0.78125% of input sample + 99.21875% of saved average

The maximum useful value of this field is 7.

High and Low thresholds may be independently applied to both ADC channels (the comparison is applied after averaging, if this is enabled) and an IRQ generated the first time a rising edge passes the High threshold or a falling edge passes the Low threshold, see Figure 42. A high threshold IRQ re-arms the low threshold interrupt and vice-versa. The thresholds are programmed using \$94-\$97. See Figure 42.




Figure 42 AuxADC IRQ Operation

Auxiliary ADC data is read back in the Aux 1 Data registers (\$A9 and \$AA) and includes the threshold status as well as the actual conversion data (subject to averaging, if enabled).

See:

- Aux Config \$CD write
- AuxADC1 and 2 Data \$D6 and \$D7 read

6.15 Auxiliary DAC/RAMDAC Operation

The three auxiliary DAC channels are programmed via the AuxDAC Data registers, \$30 to \$33. (Note that AuxDAC channel 1 is allocated to the RAMDAC which will automatically output a pre-programmed profile at a programmed rate under control of the Tx Sequencer. The default profile is a raised cosine (see Table 42, but this may be over-written with a user-defined profile by writing to Programming register P7.0-63. The gain of the profile may be adjusted by writing to the RAMDAC Attenuator (\$84) and a fixed offset may be applied using the RAMDAC Offset (\$85).

The RAMDAC operation is only available in Tx mode and, to avoid glitches in the ramp profile, it is important not to change to Idle or Rx mode whilst the RAMDAC is still ramping. An external R-C network may be required to remove any "step" noise from the output.

The AuxDAC outputs hold the user-programmed level during a powersave operation if left enabled, otherwise they will return to zero. Updating an AuxDAC is performed by writing to the relevant AuxDAC register (\$30-\$33), however, care should be taken to ensure that the AuxDAC is not currently in use by other functions (e.g RAMDAC, tone gen) as access will not be possible until the function is disabled. Any writes during this time will be discarded. On disabling RAMDAC or tone generator mode the previous enable state and level will be automatically restored by the AuxDAC.

See:

- Aux Function Control \$A8 write
- AuxDAC1-4 Data \$30 to \$33 write.

6.16 Digital System Clock Generators




Figure 43 Digital Clock Generation Schemes

The CMX7241/7341 includes a two-pin crystal oscillator circuit. This can either be configured as an oscillator, as shown in section 4.1 or the XTAL/CLK input can be driven by an externally generated clock. The crystal (Xtal) source frequency can go up to 12.288MHz (or a clock source frequency up to 24.576MHz), but a 19.2MHz oscillator is assumed by default for the functionality provided in the CMX7241/7341.

6.16.1 Main Clock Operation

A digital PLL is used to create the Main Clock (nominally 24.576MHz in Tx, 49.152MHz in Rx) for the internal sections of the CMX7241/7341. At the same time, other internal clocks are generated by division of either the Xtal Reference Clock or the Main Clock. These internal clocks are used for determining the sample rates and conversion times of A-to-D and D-to-A converters, running a General Purpose (GP) Timer and the signal processing block. In particular, it should be noted that in Idle mode the setting of the GP Timer divider directly affects the C-BUS latency (with the default values this is nominally 250µs).

The CMX7241/7341 defaults to the settings appropriate for a 19.2MHz oscillator, however if other frequencies are to be used then the Program Block registers P3.13 to P3.21 will need to be programmed appropriately at power-on. This flexibility allows the device to re-use an external clock source, so reducing total cost and potential noise sources. The default values are shown in Table 12.

See:

Block 3: Tx Sequencer and Clock Settings

6.16.2 System Clock Operation

Two System Clock outputs, SYSCLK1 and SYSCLK2, are available to drive additional circuits, as required. These are digital phase locked loop (PLL) clocks that can be programmed via the System Clock registers with suitable values chosen by the user. The System Clock PLL Configure registers (\$AB and \$AD) control the values of the VCO Output divider and Main Divide registers, while the System Clock Ref. Configure registers (\$AC and \$AE) control the values of the Reference Divider and signal routing configurations. The PLLs are designed for a reference frequency of 96kHz. If not required, these clocks can be independently powersaved. The clock generation scheme is shown in the block diagram of Figure 43. Note that at power-on, SYSCLK1 will be active, directly coupled to the XTAL/CLK signal.

See:

- SYSCLK 1 and SYSCLK 2 PLL Data \$AB, \$AD write
- SYSCLK 1 and SYSCLK 2 REF \$AC, \$AE write.

6.17 Signal Level Optimisation

The internal signal processing of the CMX7241/7341 will operate with wide dynamic range and low distortion only if the signal level at all stages in the signal processing chain is kept within the recommended limits. For a device working from a 3.3V $\pm 10\%$ supply, the maximum signal level which can be accommodated without distortion is [(3.3 x 90%) - (2 x 0.3V)] Volts pk-pk = 838mV rms, assuming a sine wave signal. This should not be exceeded at any stage.

6.17.1 Transmit Path Levels

For the maximum signal out of the MOD1 and MOD2 attenuators, the signal level at the output of the Modem block is set to be 0dB, The MOD1 and MOD2 Fine Level Control (\$80²) has a maximum attenuation of 1.8dB and no gain, whereas the Analogue Output Gain (\$B0) has a variable attenuation of up to +40.0dB and no gain.

² Note that C-BUS register \$80 is an 8-bit register.




Figure 44 Tx Levels

6.17.2 Receive Path Levels

The Coarse Input adjustment (\$B1) has a variable gain of up to +22.4dB and no attenuation. In LD mode with the lowest gain setting (0dB), the maximum allowable input signal level at the DISCFB pin would be 838mV rms. This signal level is an absolute maximum, which should not be exceeded.




Figure 45 Rx Levels (LD mode)

In I/Q mode CMX7241/7341 automatically manages the gain control settings to optimise signal levels.

6.18 Tx Spectrum Plots

The following figure shows the Tx spectrum when using a suitable signal generator as measured on a spectrum analyser using the CMX7241/7341 internal PRBS generator. Note that the I/Q mode is sensitive to variations in dc offset in the modulation path and these must be minimised.




Figure 46 Tx Modulation Spectra – 4.8kbps

7 Performance Characteristics

7.1 Electrical Performance

7.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Unit
Supply: DV _{DD} - DV _{SS}	-0.3	4.0	V
AV _{DD} - AV _{SS}	-0.3	4.0	V
Voltage on any pin to DV _{SS}	-0.3	DV _{DD} + 0.3	V
Voltage on any pin to AV _{SS}	-0.3	AV _{DD} + 0.3	V
Current into or out of any power supply pin (excluding BIAS) (i.e. VDEC, AVDD, AVSS, DVDD, DVSS)	-30	+30	mA
Current into or out of any other pin	-20	+20	mA
Voltage differential between power supplies:			
DV _{DD} and AV _{DD}	0	0.3	V
DV _{SS} and AV _{SS}	0	50	mV

L4 Package (48-pin LQFP)	Min.	Max.	Unit
Total Allowable Power Dissipation at T _{AMB} = 25°C	_	1600	mW
Derating	_	16	mW/°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	°C

Q3 Package (48-pin VQFN)	Min.	Max.	Unit
Total Allowable Power Dissipation at T _{AMB} = 25°C	_	1750	mW
Derating	_	17.5	mW/°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	°C

7.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Unit
Supply Voltage:				
$DV_{DD} - DV_{SS}$		3.0	3.6	V
AV _{DD} – AV _{SS}		3.0	3.6	V
V _{DEC} – DV _{SS}	2	1.70	1.90	V
Operating Temperature		-40	+85	°C
XTAL/CLK Frequency (using an Xtal)	1	3.0	12.288	MHz
XTAL/CLK Frequency (using an external clock)	1	3.0	24.576	MHz

Notes:

- Figures here represent the capability of the device. For use with this FI, however, an external CLK of 19.2MHz is required.
- The V_{DEC} supply is automatically derived from DV_{DD} by the on-chip voltage regulator.

7.1.3 Operating Characteristics

For the following conditions unless otherwise specified:

External components as recommended in Figure 2 and Figure 3. Maximum load on digital outputs = 30pF.

Oscillator Frequency = 19.2MHz $\pm 0.01\%$ (100ppm); $T_{AMB} = -40$ °C to +85°C

 $AV_{DD} = DV_{DD} = 3.0V \text{ to } 3.6V$

V_{DEC} = 1.8V

Reference Signal Level = 308mVrms at 1kHz with AV_{DD} = 3.3V

Signal levels track with supply voltage, so scale accordingly

Signal to Noise Ratio (SNR) in bit rate bandwidth

Input stage gain = 0dB. Output stage attenuation = 0dB

Current consumption figures quoted in this section apply to the device when loaded with 7241/7341FI-3.0.x only. The use of other CMX7241/7341 Function Images can modify the current consumption of the device.

DC Parameters	Notes	Min.	Тур.	Max.	Unit
Supply Current	21				
All Powersaved					
DI_DD		_	8	100	μΑ
AI_DD		-	4	20	μΑ
Idle Mode	22				
DI_DD		_	1.4	_	mA
AI_DD	23	-	1.6	_	mA
Rx Mode (LD Mode)	22				
DI _{DD} (4.8kbps – search for FS)		_	4.7	_	mA
DI _{DD} (4.8kbps – FS found)		_	2.8	_	mA
AI_DD		_	1.6	_	mA
Rx Mode (I/Q Mode)	22				
DI _{DD} (4.8kbps – search for FS)		-	10.2	_	mA
DI _{DD} (4.8kbps – FS found)		_	7.4	_	mA
Al _{DD}		_	6.9	_	mA
Tx Mode	22				
DI _{DD} (4.8kbps – two-point)		_	4.3	_	mA
DI _{DD} (4.8kbps – I/Q)		_	5.4	_	mA
AI _{DD} (AV _{DD} = 3.3V)		_	1.5	_	mA

	1			1
Additional Current for each Auxiliary				
System Clock (output running at 4MHz)				
DI_{DD} (DV _{DD} = 3.3V, V _{DEC} = 1.8V)	_	250	_	μΑ
Additional Current for each Auxiliary ADC				
DI_{DD} (DV _{DD} = 3.3V, V _{DEC} = 1.8V)	_	50	_	μΑ
Additional Current for each Auxiliary DAC				
AI_{DD} (AV _{DD} = 3.3V)	_	200	_	μΑ

Notes: 21 T_{AMB} = 25°C: not including any current drawn from the device pins by external circuitry.

22 System Clocks: auxiliary circuits disabled, but all other digital circuits (including the Main Clock PLL) enabled.

23 May be further reduced by power-saving unused sections

DC Parameters (continued	Notes	Min.	Тур.	Max.	Unit	
XTAL/CLK Input		24				
Input Logic 1			70%	_	_	DV _{DD}
Input Logic 0	Input Logic 0			_	30%	DV _{DD}
Input Current (Vin =	DV _{DD})		_	_	40	μΑ
Input Current (Vin =	DV _{SS})		-40	_	_	μА
C-BUS Interface and Logic	Inputs					
Input Logic 1			70%	_	_	DV _{DD}
Input Logic 0			_	_	30%	DV _{DD}
Input Leakage Currer	nt (Logic 1 or 0)		-1.0	_	1.0	μΑ
Input Capacitance		_	_	7.5	pF	
C-BUS Interface and Logic	Outputs					
Output Logic 1	(I _{OH} = 2mA)		90%	_	_	DV _{DD}
Output Logic 0	(I _{OL} = -5mA)		_	_	10%	DV _{DD}
'Off' State Leakage (Current		_	_	10	μА
IRQN (\	/out = DV _{DD})		-1.0	_	+1.0	μΑ
REPLY_DATA (c	output HiZ)		-1.0	_	+1.0	μА
V _{BIAS}		25				
Output Voltage Offse	et wrt AV _{DD} /2 (I _{OL} < 1μA)		_	±2%	_	AV _{DD}
					+	

Notes: 24 Characteristics when driving the XTAL/CLK pin with an external clock source.

Applies when utilising V_{BIAS} to provide a reference voltage to other parts of the system. When using V_{BIAS} as a reference, V_{BIAS} must be buffered. V_{BIAS} must always be decoupled with a capacitor as shown in Figure 2 and Figure 3.

AC Parameters			Notes	Min.	Тур.	Max.	Unit
XTAL/CLK Inpu	ıt						
'High' Pu	'High' Pulse Width			15	_	_	ns
'Low' Pul	'Low' Pulse Width			15	_	_	ns
Input Imp	pedance (at 6.144M	Hz)					
	Powered-up	Resistance		_	150	_	kΩ
		Capacitance		_	20	_	pF
	Powered-down	Resistance		_	300	_	kΩ
		Capacitance		_	20	_	pF
Xtal Start	t-up Time (from pov	versave)		_	20	_	ms
System Clk 1/2	2 Outputs						
XTAL/CL	K input to CLOCK_O	JT timing:					
	(in high to	out high)	32	_	15	_	ns
	(in low to	out low)	32	_	15	_	ns
'High' Pu	lse Width		33	76	81.38	87	ns
'Low' Pul	se Width		33	76	81.38	87	ns
V _{BIAS}							
Start-up	Time (from powersa	ave)		_	30	_	ms
Microphone, <i>A</i> (MIC, ALT, DIS	Alternate and Discri C)	minator Inputs					
Input Imp	pedance		34	_	>10	_	МΩ
Maximur	n Input Level (pk-pk	:)	35	_	_	80%	AV _{DI}
Load Res	istance (feedback p	ins)		80	_	_	kΩ
Amplifier	Open Loop Voltage	e Gain					
(I/P	P = 1mVrms at 100H	z)		_	80	_	dB
Unity Gai	in Bandwidth			_	1.0	_	MHz
Program	mable Input Gain S	tage	36				
Gain (at 0	OdB)		37	-0.5	0	+0.5	dB
Cumulati	ve Gain Error)					
(wr	t attenuation at 0dl	3)	37	-1.0	0	+1.0	dB

Notes:	31	Timing for an external input to the XTAL/CLK pin.
	32	XTAL/CLK input driven by an external source.
	33	6.144MHz Xtal fitted and 6.144MHz output selected (scale for 19.2MHz).
	34	With no external components connected, measured at DC.
	35	Centred about $AV_{DD}/2$; after multiplying by the gain of input circuit (with external components connected).
	36	Gain applied to signal at output of buffer amplifier: DISCFB, ALTFB or MICFB.
	37	Design Value. Overall attenuation input to output has a tolerance of OdB ±1.0dB.

AC Parameters			Notes	Min.	Тур.	Max.	Unit
Modulator Outputs 1/2 and Aud (MOD 1, MOD 2, AUDIO)	Modulator Outputs 1/2 and Audio Output (MOD 1, MOD 2, AUDIO)						
Power-up to Output Stable	Power-up to Output Stable			_	50	100	μs
Modulator Attenuators							
Attenuation (at 0dB)			43	-1.0	0	+1.0	dB
Cumulative Attenuation Er	ror)					
(wrt attenuation at 0	dB)	J		-0.6	0	+0.6	dB
Output Impedance	Enable	ed	42	_	600	_	Ω
	∫ Disabl	ed	42	_	500	_	kΩ
Output Current Range (AV	_{DD} = 3.3V))		_	_	±125	μΑ
Output Voltage Range			44	0.5	_	AV _{DD} -0.5	V
Load Resistance	Load Resistance			20	_	_	kΩ
Audio Attenuator							
Attenuation (at 0dB)			43	-1.0	0	+1.0	dB
Cumulative Attenuation Er	ror)					
(wrt attenuation at 0	dB)	J		-1.0	0	+1.0	dB
Output Impedance	Enable	ed	42	_	600	_	Ω
	∫ Disabl	ed	42	_	500	_	kΩ
Output Current Range (AV	_{DD} = 3.3V			_	_	±125	μΑ
Output Voltage Range			44	0.5	_	AV _{DD} -0.5	V
Load Resistance				20	_	_	kΩ

Notes:

- Power-up refers to issuing a C-BUS command to turn on an output. These limits apply only if V_{BIAS} is on and stable. At power supply switch-on, the default state is for all blocks, except the XTAL/CLK and C-BUS interface, to be in placed in powersave mode.
- 42 Small signal impedance, at $AV_{DD} = 3.3V$ and $T_{AMB} = 25$ °C.
- With respect to the signal at the feedback pin of the selected input port.
- 44 Centred about $AV_{DD}/2$; with respect to the output driving a $20k\Omega$ load to $AV_{DD}/2$.

AC Parameters (cont.)	Notes	Min.	Тур.	Max.	Unit
Auxiliary Signal Inputs (Aux ADC 1 to 4)					
Source Output Impedance	51	_	-	24	kΩ
Auxiliary 10 Bit ADCs					
Resolution		_	10	_	Bits
Maximum Input Level (pk-pk)	54	_	_	80%	AVDD
Conversion Time	52	_	250	_	μs
Input Impedance					
Resistance	57	_	>10	_	МΩ
Capacitance		_	5	_	pF
Zero Error	55	0	_	TBA	mV
Integral Non-linearity		_	_	ТВА	LSBs
Differential Non-linearity	53	_	-	TBA	LSBs
Auxiliary 10 Bit DACs					
Resolution		_	10	_	Bits
Maximum Output Level (pk-pk), no load	54	80%	_	_	AV _{DE}
Zero Error	56	0	_	ТВА	mV
Resistive Load		5	_	_	kΩ
Integral Non-linearity		_	_	ТВА	LSBs
Differential Non-linearity	53	_	_	ТВА	LSBs

Notes:

- Denotes output impedance of the driver of the auxiliary input signal, to ensure <1 bit additional error under nominal conditions.
- With an auxiliary clock frequency of 6.144MHz.
- Guaranteed monotonic with no missing codes.
- 54 Centred about AV_{DD}/2.
- Input offset from a nominal V_{BIAS} input, which produces a \$0200 ADC output.
- Output offset from a \$0200 DAC input, measured with respect to nominal V_{BIAS} output.
- 57 Measured at dc.

7.1.4 Parametric Performance

For the following conditions unless otherwise specified:

External components as recommended in Figure 2 and Figure 3. Maximum load on digital outputs = 30pF.

Oscillator Frequency = 19.2MHz $\pm 0.01\%$ (100ppm); $T_{AMB} = -40$ °C to +85°C.

 $AV_{DD} = DV_{DD} = 3.0V$ to 3.6V. Reference Signal Level = 308mVrms at 1kHz with $AV_{DD} = 3.3V$.

Signal levels track with supply voltage, so scale accordingly.

Signal-to-Noise Ratio (SNR) in bit rate bandwidth.

Input stage gain = 0dB, Output stage attenuation = 0dB.

All figures quoted in this section apply to the device when loaded with FI-3.0.x only. The use of other CMX7241/7341 Function Images can modify the parametric performance of the device.

4FSK Modem	Notes	Min.	Тур.	Max.	Unit
Modem Symbol Rate		_	2400 or 4800	_	symbols /s
Modulation			4FSK		
Filter (RC) Alpha		_	0.2	_	
Tx Output Level (MOD1, MOD2, two-point)	60	_	2.88	_	Vpk-pk
Tx Output Level (MOD1, MOD2, I/Q)	60	_	2.20	_	Vpk-pk
Tx Adjacent Channel Power (MOD1, MOD2, prbs)	61, 63	-60	_	_	dB
Rx Co-channel Rejection	61, 63	15	12	_	dB
Rx Input Level		_	_	838	mVrms
Rx Input DC Offset		0.5	_	AV _{DD} - 0.5	V

I/Q Performance – Analogue Rx	Notes	Min.	Тур.	Max.	Unit
Rx Sensitivity (12dB SINAD)	74,75	_	-122	_	dBm
Rx Adjacent Channel Rejection	74,75		47.5	_	dB
Rx Adjacent Channel Rejection	75,76	_	69		dB
Rx Alternate Channel Rejection	75,76		71		dB
Rx Blocking	74,75		95		dB
Rx Intermodulation	75,76	_	67		dB

Audio Performance	Notes	Min.	Тур.	Max.	Unit
Audio Compandor					
Attack Time		_	4.0	_	ms

Audio Performance		Notes	Min.	Тур.	Max.	Unit
Decay Time			_	13	_	ms
0dB-point		85	_	N/A	-	mVrms
Compression/Expansion	n Ratio		_	2:1	_	
Audio Tone Generator						
Frequency Range			288	_	3000	Hz
Tone Frequency Accura	су		_	_	±0.3	%
Tone Amplitude Tolera	nce	81	-1.0	0	+1.0	dB
Total Harmonic Distorti	on	80	_	2.0	4.0	%
Analogue Channel Audio Filt	ering					
Pass-band (nominal bar	ndwidth):					
12.5kHz Channel		83	300	_	2550	Hz
25kHz Channel		83	300	_	3000	Hz
Pass-band Gain (at 1.0k	Hz)		_	0	_	dB
Pass-band Ripple (wrt	gain at 1.0kHz)		-2.0	0	+0.5	dB
Stop-band Attenuation			33.0	_	_	dB
Residual Hum and Nois	е Тх	84	_	-47	_	dBm
Residual Hum and Nois	e Rx	84	_	-44	_	dBm
Pre-emphasis		83	_	+6	_	dB/oct
De-emphasis		83	_	-6	_	dB/oct
Audio Scrambler						
Inversion Frequency			_	3300	_	Hz
Pass-band			320	-	2900	Hz
Audio Expandor						
Input Signal Range		85	_	_	N/A	Vrms
CTCSS Detector						
SINAD Opening		71, 74	_	4	_	dB
Sensitivity		74	_	-124	_	dBm
Response Time	(Composite Signal)	73	_	225	250	ms
De-response Time	(Composite Signal)	73	_	210	250	ms
Dropout Immunity		73	_	160	_	ms
Falsing		73	_	1	_	
Frequency Range			60	_	260	Hz

Audio Performance		Notes	Min.	Тур.	Max.	Unit
Tone Frequency Accura	су		_	_	±0.3	%
Tone Amplitude Tolerar	nce	81	-1.0	0	+1.0	dB
Total Harmonic Distorti	on		_	2.0	4.0	%
DCS Decoder						
SINAD Opening						dB
Sensitivity			_	_	_	
Response Time	(Composite Signal)		_	295	_	ms
Bit-Rate Sync Time			_	2	_	edges
Bit Rate			_	134.4	_	bps
Amplitude Tolerance			-1.0	0	+1.0	dB

FFSK Modem					
Modem Symbol Rate		_	1200	_	symbols /s
Logic 1 frequency		1198	1200	1202	Hz
Logic 0 frequency		1798	1800	1802	Hz
Isochronous Distortion (0 to 1 and 1 to 0)		_	_	40	μs
3rd Harmonic Distortion		_	_	3	%
Rx Co-channel Rejection	70, 72	15	12	_	dB
Bit Error Rate (SNR = 20dB)	73	_	<1	_	10-8
Probability of bit 16 being correct		_	>99.9	_	%

Selcall Tone Detector						
Sensitivity	(Pure Tone)	73	_	-26	_	dB
Response Time	(Good Signal)		_	35	_	ms
De-response Time	(Good Signal)		_	_	45	ms
Drop-out Immunity		76	_	_	20	ms
Frequency Range	(In-band Tone)		288	_	3000	Hz

Selcall Tone Encoder	Notes	Min.	Тур.	Max.	Unit
Frequency Range		288	_	3000	Hz
Tone Frequency Accuracy		_	_	±0.3	%
Tone Amplitude Tolerance	83	-1.0	0	+1.0	dB
Total Harmonic Distortion		_	2.0	4.0	%

DTMF Decoder				
Sensitivity	_	-22	+3	dB
Response Time	_	35	_	ms
De-response Time	_	_	45	ms
Falsing Rate (per 30min Voice input)	_	10	_	
Frequency Tolerance	_	±2.5	_	%
Twist	-10	_	+10	dB

DTMF Encoder				
Output Signal Level (2dB twist)	_	360	775	mVrms
Output Level Variation				dB
Output Distortion	_	_	5	%

Notes:

- 60 Transmitting continuous default preamble.
- 61 See user manual section 6.18.
- 62 Measured at baseband radio design will affect ultimate product performance.
- For a 6.25kHz/4.8kbps channel.
- 70 Transmitting continuous default preamble.
- 72 For a 12.5 kHz channel.
- Combined performance of CMX7341 and CMX994 connected as shown in Figure 7 using EV9942 and PE0403; measurement method from EN 301 166.
- 74 Test Method TIA-603-C.
- For a 12.5kHz channel; Combined performance of CMX7341 and CMX994 connected as shown in Figure 7 using EV9942 and PE0403.
- 76 Test Method EN 300 086.
- 80 Measured at MOD 1 or MOD 2 output.

- 83 See Figure 38 and Figure 39.
- Psophometrically weighted. Pre/de-emphasis, Compandor and 25kHz channel filter selected.
- 85 Internal signal.

7.2 C-BUS Timing




Figure 47 C-BUS Timing

RDATA

tLOZ ◀➤

←tRDV→

tHIZ ◀

+tCDS→ +tCDH→

AC Para	ameters	Notes	Min.	Тур.	Max.	Unit
C-BUS	Timing					
Input p	in rise/fall time (10% - 90% of DV _{DD})		_	_	3	ns
Capacit	tive load on RDATA and IRQN		_	_	30	pF
tcse	CSN enable to SCLK high time		40	_	_	ns
tcsH	Last SCLK high to CSN high time		40	_	_	ns
tLOZ	SCLK low to RDATA output enable time		0	_	_	ns
thiz	CSN high to RDATA high impedance		_	_	30	ns
tcsoff	CSN high time between transactions		40	_	_	ns
tск	SCLK cycle time		100	_	_	ns
tch	SCLK high time		40	_	_	ns
tcL	SCLK low time		40	_	_	ns
tcds	CDATA setup time		25	_	_	ns


tcdh	CDATA hold time	25	_	_	ns
trdv	SCLK low to RDATA valid time	0	_	35	ns

Notes: 1. Depending on the command, 1 or 2 bytes of CDATA are transmitted to the peripheral MSB (Bit 7) first, LSB (Bit 0) last. RDATA is read from the peripheral MSB (Bit 7) first, LSB (Bit 0) last.

- 2. Data is clocked into the peripheral on the rising SCLK edge.
- 3. Commands are acted upon at the end of each command (rising edge of CSN).
- 4. To allow for differing microcontroller serial interface formats C-BUS compatible ICs are able to work with SCLK pulses starting and ending at either polarity.
- 5. Maximum 30pF load on IRQN pin and each C-BUS interface line.

These timings are for the latest version of C-BUS and allow faster transfers than earlier C-BUS timing specification. The CMX7241/7341 can be used in conjunction with devices that comply with the slower timings, subject to system throughput constraints.

7.3 Packaging



Depending on the method of lead termination at the edge of the package, pull back (L1) may be present.

L minus LT to be equal to, or greater than 0.3mm
The underside of the package has an exposed metal pad which should ideally be soldered to the pcb to enhance the thermal conductivity and mechanical strength of the package fixing. Where advised, an electrical connection to this metal pad may also be required

Figure 48 Mechanical Outline of 48-lead VQFN (Q3)

Order as part no. CMX7241Q3 or CMX7341Q3




Figure 49 Mechanical Outline of 48-pin LQFP (L4)

Order as part no. CMX7241L4

As package dimensions may change after publication of this datasheet, it is recommended that you check for the latest Packaging Information from the Design Support/Package Information page of the CML website: [www.cmlmicro.com].



About FirmASIC®

CML's proprietary *FirmASIC*® component technology reduces cost, time to market and development risk, with increased flexibility for the designer and end application. *FirmASIC*® combines Analogue, Digital, Firmware and Memory technologies in a single silicon platform that can be focused to deliver the right feature mix, performance and price for a target application family. Specific functions of a *FirmASIC*® device are determined by uploading its Function Image™ during device initialization. New Function Images™ may be later provided to supplement and enhance device functions, expanding or modifying end-product features without the need for expensive and time-consuming design changes. *FirmASIC*® devices provide significant time to market and commercial benefits over Custom ASIC, Structured ASIC, FPGA and DSP solutions. They may also be exclusively customised where security or intellectual property issues prevent the use of Application Specific Standard Products (ASSP's).

FirmASIC and Function Image are trademarks of CML Microsystems PLC AMBE+2 is a trademark of Digital Voice Systems Inc.

NXDN is a trademark of the NXDN Association

Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed.



United Kingdom

p: +44 (0) 1621 875500

e: sales@cmlmicro.com techsupport@cmlmicro.com

Singapore

p: +65 62888129

e: sg.sales@cmlmicro.com sg.techsupport@cmlmicro.com

United States p: +1336 744 5050

e: us.sales@cmlmicro.com us.techsupport@cmlmicro.com

www.cmlmicro.com